IS42VS16100C1-10T
IS42VS16100C1-10T Datasheet
IS42VS16100C1
| Part | Datasheet |
|---|---|
IS42VS16100C1-10T |
IS42VS16100C1-10T (pdf) |
| Related Parts | Information |
|---|---|
|
IS42VS16100C1-10TLI |
IS42VS16100C1-10TLI |
|
IS42VS16100C1-10TLI-TR |
IS42VS16100C1-10TLI-TR |
|
IS42VS16100C1-10TL-TR |
IS42VS16100C1-10TL-TR |
|
IS42VS16100C1-10TL |
IS42VS16100C1-10TL |
|
IS42VS16100C1-10T-TR |
IS42VS16100C1-10T-TR |
|
IS42VS16100C1-10TI |
IS42VS16100C1-10TI |
|
IS42VS16100C1-10TI-TR |
IS42VS16100C1-10TI-TR |
| PDF Datasheet Preview |
|---|
| IS42VS16100C1 512K Words x 16 Bits x 2 Banks 16-MBIT SYNCHRONOUS DYNAMIC RAM ADVANCED INFORMATION APRIL 2005 • Clock frequency 100 MHz • Fully synchronous all signals referenced to a positive clock edge • Two banks can be operated simultaneously and independently • Dual internal bank controlled by A11 bank select • Single 1.8V power supply ISSI’s 16Mb Synchronous DRAM IS42VS16100C1 is organized as a 524,288-word x 16-bit x 2-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. PIN CONFIGURATIONS 50-Pin TSOP Type II • LVTTL interface • Programmable burst length 1, 2, 4, 8, full page • Programmable burst sequence: Sequential/Interleave • 2048 refresh cycles every 32 ms • Random column address every clock cycle • Programmable CAS latency 2, 3 clocks • Burst read/write and burst read/single write operations capability • Burst termination by burst stop and precharge command • Byte controlled by LDQM and UDQM • Package 400-mil 50-pin TSOP II • Lead-free package option GNDQ VDDQ GNDQ VDDQ LDQM DQ15 IDQ14 GNDQ DQ13 DQ12 VDDQ DQ11 DQ10 GNDQ VDDQ UDQM PIN DESCRIPTIONS A0-A11 A0-A10 A11 A0-A7 DQ0 to DQ15 CLK CKE CS RAS Address Input Row Address Input Bank Select Address Column Address Input Data DQ System Clock Input Clock Enable Chip Select Row Address Strobe Command CAS WE LDQM UDQM VDD GND VDDQ GNDQ NC Column Address Strobe Command Write Enable Lower Bye, Input/Output Mask Upper Bye, Input/Output Mask Power Ground Power Supply for DQ Pin Ground for DQ Pin No Connection Copyright 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. 1-800-379-4774 04/15/05 IS42VS16100C1 ORDERING INFORMATION Commercial Range 0°C to 70°C Frequency 100 MHz 100 MHz Speed ns Industrial Range -40°C to 85°C Frequency 100 MHz 100 MHz Speed ns 10 ISSI Order Part No. IS42VS16100C1-10T IS42VS16100C1-10TL Package 400-mil TSOP II 400-mil TSOP II, Lead-free Order Part No. IS42VS16100C1-10TI IS42VS16100C1-10TLI Package 400-mil TSOP II 400-mil TSOP II, Lead-free Integrated Silicon Solution, Inc. 1-800-379-4774 04/15/05 PACKAGING INFORMATION Plastic TSOP Package Code T Type II ISSI N/2+1 Notes Controlling dimension millimeters, unless otherwise specified. BSC = Basic lead spacing between centers. Dimensions D1 and E do not include mold flash protru- sions and should be measured from the bottom of the package. Formed leads shall be planar with respect to one another within inches at the seating plane. SEATING PLANE Plastic TSOP T - Type II MS 25 Millimeters Inches Symbol Min Max Min Max Ref. Std. 24/26 α 0° 5° 0° 5° Plastic TSOP T - Type II MS 24 Millimeters Inches Symbol Min Max Min Max Ref. Std. 40/44 α 0° 8° 0° 8° Plastic TSOP T - Type II MS 24 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived IS42VS16100C1-10T Datasheet file may be downloaded here without warranties.