

#### LOW COST 27 MHZ 3.3 VOLT VCXO

**ICS722** 

### **Description**

The ICS722 is a low cost, low-jitter, high-performance 3.3 volt VCXO designed to replace expensive discrete VCXOs modules. The on-chip Voltage Controlled Crystal Oscillator accepts a 0 to 3.3 V input voltage to cause the output clocks to vary by over  $\pm 100$  ppm. Using IDT's patented VCXO techniques, the device uses an inexpensive external pullable crystal in the range of 16.2 to 28 MHz to produce a VCXO output clock at that same frequency.

The frequency of the on-chip VCXO is adjusted by an external control voltage input into pin VIN. Because VIN is a high-impedance input, it can be driven directly from an PWM RC integrator circuit. Frequency output increases with VIN voltage input. The usable range of VIN is 0 to 3.3 V.


IDT manufactures the largest variety of Set-Top Box and multimedia clock synthesizers for all applications. Consult IDT to eliminate VCXOs, crystals, and oscillators from your board.

#### **Features**


- Packaged in 8-pin SOIC
- Operational frequency range of 16.2 MHz to 28 MHz
- · Uses an inexpensive external crystal
- On-chip patented VCXO with pull range of 230 ppm (minimum)
- VCXO tuning voltage of 0 to 3.3 V
- Operating voltage of 3.3 V
- 12 mA output drive capability at TTL levels
- Advanced, low-power, sub-micron CMOS process

*NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01* 

### **Block Diagram**



# **Pin Assignment**



ICS722

8-Pin (150 mil) SOIC

# **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	ΧI	Input	Crystal connection. Connect to the external pullable crystal.
2	VDD	Power	Connect to +3.3 V (0.01µf decoupling capacitor recommended).
3	VIN	Input	Voltage input to VCXO. Zero to 3.3 V signal which controls the VCXO frequency.
4	GND	Power	Connect to ground.
5	REFOUT	Output	VCXO CMOS level clock output matches the nominal frequency of the crystal.
6	DC	_	Do not connect anything to this pin.
7	DC	_	Do not connect anything to this pin.
8	X2	Input	Crystal connection. Connect to a external pullable crystal.

#### **External Component Selection**

The ICS722 requires a minimum number of external components for proper operation.

#### **Decoupling Capacitors**

A decoupling capacitor of  $0.01\mu F$  should be connected between VDD and GND on pins 2 and 4 as close to the ICS722 as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

#### **Series Termination Resistor**

When the PCB trace between the clock output and the load is over 1 inch, series termination should be used. To series terminate a  $50\Omega$  trace (a commonly used trace impedance), place a  $33\Omega$  resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is  $20\Omega$ 

#### **Quartz Crystal**

The ICS722 VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device with the recommended parameters (shown below) must be used, and the layout guidelines discussed in the following section shown must be followed.

The oscillation frequency of a quartz crystal is determined by its "cut" and by the load capacitors connected to it. The ICS722 incorporates on-chip variable load capacitors that "pull" (change) the frequency of the crystal. The crystal specified for use with the ICS722 is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF.

#### **Recommended Crystal Parameters:**

Initial Accuracy at 25° C  $\pm 20$  ppm Temperature Stability  $\pm 30$  ppm Aging  $\pm 20$  ppm Load Capacitance  $\pm 4$  pf Shunt Capacitance, C0  $\pm 20$  Max Equivalent Series Resistance  $\pm 20$  ppm  $\pm 20$  ppm

The external crystal must be connected as close to the chip

as possible and should be on the same side of the PCB as the ICS722. There should be no via's between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal. See application note MAN05.

#### **Crystal Tuning Load Capacitors**

The crystal traces should include pads for small fixed capacitors, one between X1 and ground, and another between X2 and ground. Stuffing of these capacitors on the PCB is optional. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF.

The procedure for determining the value of these capacitors can be found in application note MAN05.

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS722. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating		
Supply Voltage, VDD	7 V		
All Inputs and Outputs	-0.5 V to VDD+0.5 V		
Ambient Operating Temperature	0 to +70° C		
Storage Temperature	-65 to +150° C		
Soldering Temperature	260° C		

### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	0	_	+70	°C
Power Supply Voltage (measured in respect to GND)	+3.15		+3.45	V
Reference crystal parameters		Refer to	page 3	

### **DC Electrical Characteristics**

**VDD=3.3 V ±5%**, Ambient temperature 0 to +70°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.145		3.465	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12 mA			0.4	V
Output High Voltage (CMOS Level)	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	VDD-0.4			V
Operating Supply Current	IDD	No load		6		mA
Short Circuit Current	Ios			±50		mA
VIN, VCXO Control Voltage	V <sub>IA</sub>		0		3.3	V

### **AC Electrical Characteristics**

**VDD = 3.3 V ±5%**, Ambient Temperature 0 to +70° C, unless stated otherwise


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Frequency	F <sub>O</sub>		16.2		28	MHz
Crystal Pullability	F <sub>P</sub>	0V≤ VIN ≤ 3.3 V, Note 1	<u>+</u> 115			ppm
VCXO Gain		VIN = VDD/2 <u>+</u> 1 V, Note 1		120		ppm/V
Output Rise Time	t <sub>OR</sub>	0.8 to 2.0 V, C <sub>L</sub> =15 pF			1.5	ns
Output Fall Time	t <sub>OF</sub>	2.0 to 0.8 V, C <sub>L</sub> =15 pF			1.5	ns
Output Clock Duty Cycle	t <sub>D</sub>	Measured at 1.4 V, C <sub>L</sub> =15 pF	40	50	60	%
Maximum Output Jitter, short term	t <sub>J</sub>	C <sub>L</sub> =15 pF		110		ps

Note 1: External crystal device must conform with Pullable Crystal Specifications listed on page 3.


### **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		° C/W
	$\theta_{JA}$	3 m/s air flow		120		° C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			40		° C/W

## **Marking Diagram (ICS722M)**



# **Marking Diagram (ICS722MLF)**




#### Notes:

- 1. ##### is the lot number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. "LF" denotes Pb (lead) free package.
- 4. Bottom marking: (origin) Origin = country of origin if not USA.

### Package Outline and Package Dimensions (8-pin SOIC)

Package dimensions are kept current with JEDEC Publication No. 95



### **Ordering Information**

Part / Order Number	Marking	<b>Shipping Packaging</b>	Package	Temperature
722M*		Tubes	8-pin SOIC	0 to +70° C
722MT*	000 paga F	Tape and Reel	8-pin SOIC	0 to +70° C
722MLF	see page 5	Tubes	8-pin SOIC	0 to +70° C
722MLFT		Tape and Reel	8-pin SOIC	0 to +70° C

\*NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Techonlogy (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

<sup>&</sup>quot;LF" denotes Pb (lead) free package.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

**For Sales** 

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com

