**DATA SHEET** 

### **General Description**

The ICS87973-SC9 is a LVCMOS/LVTTL clock generator. The ICS87973-SC9 has three selectable inputs and provides 14 LVCMOS/LVTTL outputs.

The ICS87973-SC9 is a highly flexible device. The three selectable inputs (1 differential and 2 single ended inputs) are often used in systems requiring redundant clock sources. Up to three different output frequencies can be generated among the three output banks.

The three output banks and feedback output each have their own output dividers which allows the device to generate a multitude of different bank frequency ratios and output-to-input frequency ratios. In addition, 2 outputs in Bank C (QC2, QC3) can be selected to be inverting or non-inverting. The output frequency range is 10MHz to 150MHz. The input frequency range is 6MHz to 120MHz.


The ICS87973-SC9 also has a QSYNC output which can be used for system synchronization purposes. It monitors Bank A and Bank C outputs and goes low one period prior to coincident rising edges of Bank A and Bank C clocks. QSYNC then goes high again when the coincident rising edges of Bank A and Bank C occur. This feature is used primarily in applications where Bank A and Bank C are running at different frequencies, and is particularly useful when they are running at non-integer multiples of one another.

#### **Features**


- Fully integrated PLL
- Fourteen LVCMOS/LVTTL outputs to include: twelve clocks, one feedback, one sync
- Selectable differential CLK, nCLK inputs or LVCMOS/LVTTL reference clock inputs
- CLK0, CLK1 can accept the following input levels: LVCMOS or LVTTL
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 30MHz to 150MHz
- VCO range: 240MHz to 500MHz
- Output skew: 250ps (maximum)
- Cycle-to-cycle jitter, (all banks ÷4): 55ps (maximum)
- Full 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

# **Pin Assignment**


1



# **Block Diagram**



# **Simplified Block Diagram**



**Table 1. Pin Descriptions** 

Number	Name	ame Type		Description			
1	GNDI	Power		Power supply ground.			
2	nMR/OE	Input	Pullup	Master reset and output enable. When HIGH, enables the outputs. When LOW, resets the outputs in a high-impedance state and resets output divide circuitry. Enables and disables all outputs. LVCMOS / LVTTL interface levels.			
3	FRZ_CLK	Input	Pullup	Clock input for freeze circuitry. LVCMOS / LVTTL interface levels.			
4	FRZ_DATA	Input	Pullup	Configuration data input for freeze circuitry. LVCMOS / LVTTL interface levels.			
5, 26, 27	FSEL_FB2, FSEL_FB1, FSEL_FB0	Input	Pullup	Select pins control Feedback Divide value. LVCMOS / LVTTL interface levels. See Table 3B.			
6	PLL_SEL	Input	Pullup	Selects between the PLL and reference clocks as the input to the output dividers. When HIGH, selects PLL. When LOW, bypasses the PLL and reference clocks. LVCMOS / LVTTL interface levels.			
7	REF_SEL	Input	Pullup	Selects between CLK0 or CLK1 and CLK, nCLK inputs. When LOW, selects CLK0 or CLK1. When HIGH, CLK, nCLK inputs. LVCMOS / LVTTL interface levels.			
8	CLK_SEL	Input	Pullup	Clock select input. When LOW, selects CLK0. When HIGH, selects CLK1. LVCMOS / LVTTL interface levels.			
9, 10	CLK0, CLK1	Input	Pullup	Single-ended reference clock inputs. LVCMOS/LVTTL interface levels.			
11	CLK	Input	Pullup	Non-inverting differential clock input.			
12	nCLK	Input		Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.			
13	$V_{DDA}$	Power		Analog supply pin.			
14	INV_CLK	Input	Pullup	Inverted clock select for QC2 and QC3 outputs. LVCMOS / LVTTL interface levels.			
15, 24, 30, 35, 39, 47, 51	GNDO	Power		Power supply ground.			
16, 18, 21, 23	QC3, QC2, QC1, QC0	Output		Single-ended Bank C clock outputs. LVCMOS/ LVTTL interface levels.			
17, 22, 33, 37, 45, 49	V <sub>DDO</sub>	Power		Output power supply pins.			
19, 20	FSEL_C1, FSEL_C0	Input	Pullup	Select pins for Bank C outputs. LVCMOS / LVTTL interface levels. See Table 3A.			
25	QYSNC	Output		Synchronization output for Bank A and Bank C. Refer to Figure 1, Timing Diagrams. LVCMOS / LVTTL interface levels.			
28	$V_{DD}$	Power		Power supply pin.			
29	QFB	Output		Single-ended feedback clock output. LVCMOS / LVTTL interface levels.			
31	EXT_FB	Input	Pullup	External feedback. LVCMOS / LVTTL interface levels.			
32, 34, 36, 38	QB3, QB2, QB1, QB0	Output		Single-ended Bank B clock outputs. LVCMOS/ LVTTL interface levels.			
40, 41	FSEL_B1, FSEL_B0	Input	Pullup	Select pins for Bank B outputs. LVCMOS / LVTTL interface levels. See Table 3A.			
42, 43	FSEL_A1, FSEL_A0	Input	Pullup	Select pins for Bank A outputs. LVCMOS / LVTTL interface levels. See Table 3A.			
44, 46 48, 50	QA3, QA2, QA1, QA0	Output		Single-ended Bank A clock outputs. LVCMOS/ LVTTL interface levels.			
52	VCO_SEL	Input	Pullup	Selects VCO. When HIGH, selects VCO $\div$ 1. When LOW, selects VCO $\div$ 2. LVCMOS / LVTTL interface levels.			

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DD,</sub> V <sub>DDO</sub> = 3.465V			18	pF
R <sub>OUT</sub>	Output Impedance		5	7	12	Ω

### **Function Tables**

**Table 3A. Output Bank Configuration Select Function Table** 

Inp	uts	Outputs	Inp	outs	Outputs	Inp	uts	Outputs
FSEL_A1	FSEL_A0	QA	FSEL_B1	FSEL_B0	QB	FSEL_C1	FSEL_C0	QC
0	0	÷4	0	0	÷4	0	0	÷2
0	1	÷6	0	1	÷6	0	1	÷4
1	0	÷8	1	0	÷8	1	0	÷6
1	1	÷12	1	1	÷10	1	1	÷8

**Table 3B. Feedback Configuration Select Function Table** 

	Inputs	Outputs	
FSEL_FB2	FSEL_FB1	FSEL_FB0	QFB
0	0	0	÷4
0	0	1	÷6
0	1	0	÷8
0	1	1	÷10
1	0	0	÷8
1	0	1	÷12
1	1	0	÷16
1	1	1	÷20

**Table 3C. Control Input Select Function Table** 

Control Pin	Logic 0	Logic 1
VCO_SEL	VCO/2	VCO
REF_SEL	CLK0 or CLK1	XTAL
CLK_SEL	CLK0	CLK1
PLL_SEL	BYPASS PLL	Enable PLL
nMR/OE	Master Reset/Output High-Impedance	Enable Outputs
INV_CLK	Non-Inverted QC2, QC3	Inverted QC2, QC3




Figure 1. Timing Diagrams

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDO</sub> + 0.5V
Package Thermal Impedance, $\theta_{JA}$	55.5°C/W (0 lfpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				225	mA
I <sub>DDA</sub>	Analog Supply Current				20	mA

Table 4B. DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IN</sub>	Input Current					±120	μΑ
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -20mA	2.4			V
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 20mA			0.5	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage	CLK, nCLK		0.3		1	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1	CLK, nCLK		V <sub>DD</sub> - 2		V <sub>DD</sub> - 0.6	V

NOTE 1: Common mode input voltage is defined as VIH.

Table 5. Input Frequency Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
						120	MHz
F <sub>IN</sub> Input Fre	Input Fraguency	CLK0, CLK1; NOTE 1	÷32 Feedback	7.5		15.625	MHz
	Input Frequency		÷16 Feedback	15		31.25	MHz
		FRZ_CLK				20	MHz

NOTE 1: Input frequency depends on the feedback divide ratio to ensure "clock \* feedback divide" is in the VCO range of 240MHz to 500MHz.

#### **AC Electrical Characteristics**

Table 6. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			÷2	120		150	MHz
4	Output Fragueses		÷4	60		125	MHz
f <sub>MAX</sub>	Output Frequency		÷6	40		83.33	MHz
			÷8	30		62.5	MHz
	0 51 0	CLK0	050 0	-10	145	300	ps
t(Ø)	Static Phase Offset; NOTE 1	CLK1	QFB ÷ 8, In Frequency = 50MHz	-65	90	245	ps
	NOTET	CLK, nCLK		-130	18	165	ps
tsk(o)	Output Skew; NOTE 2, 3					250	ps
tjit(cc)	Cycle-to-Cycle Jitter:	; NOTE 3	All Banks ÷ 4		150	200	ps
f	PLL VCO Lock Rang	70	$T_A = 0$ °C to $70$ °C	240		500	MHz
f <sub>VCO</sub>	FLE VOO LOCK Hally	Je	$T_A = -5^{\circ}C$ to $55^{\circ}C$	240		515	MHz
t <sub>LOCK</sub>	PLL Lock Time; NOT	ΓE 4				10	ms
$t_R / t_F$	Output Rise/Fall Tim	е	0.55V to 2.4V	0.1		1	ns
odc	Output Duty Cycle			45		55	%
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time; NOTE 4					10	ns
$t_{PLZL,}t_{PHZ}$	Output Disable Time	; NOTE 4				8	ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: AC characteristics were tested over the 0°C to 70°C VCO range unless otherwise noted.


NOTE 1: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


#### **Parameter Measurement Information**




**LVCMOS Output Load AC Test Circuit** 




**Cycle-to-Cycle Jitter** 




**LVCMOS Static Phase Offset** 



**Differential Input Level** 




**Output Skew** 




**Differential Static Phase Offset** 

### **Parameter Measurement Information, continued**



**Output Rise/Fall Time** 



**Output Duty Cycle/Pulse Width Period** 

### **Application Information**

### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### **CLK Inputs**

For applications not requiring the use of the clock input, it can be left floating. Though not required, but for additional protection, a  $1 \text{k}\Omega$  resistor can be tied from the CLK to ground.

#### **LVCMOS Control Pins**

All control pins have internal pullups; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

#### **LVCMOS Outputs**

All unused LVCMOS output can be left floating. There should be no trace attached.

#### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS87973-SC9 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD_i}, V_{DDA}$  and  $V_{DDO}$  should be individually connected to the power supply plane through vias, and  $0.01\mu\text{F}$  bypass capacitors should be used for each pin. Figure 2 illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu\text{F}$  bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 2. Power Supply Filtering

#### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 3. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

### **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 4A to 4F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the

vendor of the driver component to confirm the driver termination requirements. For example, in Figure 4A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 4A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 4C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4E. CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 4B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 4F. CLK/nCLK Input Driven by a 2.5V SSTL Driver

### **Using the Output Freeze Circuitry**

#### **OVERVIEW**

To enable low power states within a system, each output of ICS87973-SC9 (Except QC0 and QFB) can be individually frozen (stopped in the logic "0" state) using a simple serial interface to a 12 bit shift register. A serial interface was chosen to eliminate the need for each output to have its own Output Enable pin, which would dramatically increase pin count and package cost. Common sources in a system that can be used to drive the ICS87973-SC9 serial interface are FPGA's and ASICs.

#### **PROTOCOL**

The Serial interface consists of two pins, FRZ\_Data (Freeze Data) and FRZ\_CLK (Freeze Clock). Each of the outputs which can be frozen has its own freeze enable bit in the 12 bit shift register. The sequence is started by supplying a logic "0" start bit followed by 12NRZ freeze enable bits. The period of each FRZ\_DATA bit equals the period of the FRZ\_CLK signal. The FRZ\_DATA serial transmission should be timed so the ICS87973-SC9 can sample

each FRZ DATA bit with the rising edge of the FRZ CLK signal. To place an output in the freeze state, a logic "0" must be written to the respective freeze enable bit in the shift register. To unfreeze an output, a logic "1" must be written to the respective freeze enable bit. Outputs will not become enabled/disabled until all 12 data bits are shifted into the shift register. When all 12 data bits are shifted in the register, the next rising edge of FRZ\_CLK will enable or disable the outputs. If the bit that is following the 12th bit in the register is a logic "0", it is used for the start bit of the next cycle; otherwise, the device will wait and won't start the next cycle until it sees a logic "0" bit. Freezing and unfreezing of the output clock is synchronous (see the timing diagram below). When going into a frozen state, the output clock will go LOW at the time it would normally go LOW, and the freeze logic will keep the output low until unfrozen. Likewise, when coming out of the frozen state, the output will go HIGH only when it would normally go HIGH. This logic, therefore, prevents runt pulses when going into and out of the frozen state.




Figure 5A. Freeze Data Input Protocol




Figure 5B. Output Disable Timing Diagram

### **Schematic Example**

Figure 6 shows a schematic example of using ICS87973-SC9. This example shows general design of input, output termination, logic

control input pull up/down and power supply filtering. In this example, the clock input is driven by an LVCMOS driver.




Figure 6. ICS87973-SC9 Schematic Layout

# **Reliability Information**

# Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 52 Lead LQFP

θ <sub>JA</sub> by Velocity						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	55.5°C/W	50.1°C/W	47.0°C/W			

### **Transistor Count**

The transistor count for ICS87973-SC9: 8364

# **Package Outline and Package Dimensions**

Package Outline - Y Suffix for 52 Lead LQFP




Table 8. Package Dimensions for 52 Lead LQFP

JEDEC Variation: BCC All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
N		52				
Α			1.60			
A1	0.05	0.10	0.15			
A2	1.35	1.40	1.45			
b	0.22		0.38			
С	0.09		0.20			
D & E		12.00 Basic				
D1 & E1		10.00 Basic				
D2 & E2		7.80 Ref.				
е		0.65 Basic				
L	0.45	0.60	0.75			
θ	0°		7°			
ccc			0.10			

Reference Document: JEDEC Publication 95, MS-026

# **Ordering Information**

#### **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87973DY-SC9LF	ICS87973DSC9LF	"Lead-Free" 52 Lead LQFP	Tray	0°C to 70°C
87973DY-SC9LFT	ICS87973DSC9LF	"Lead-Free" 52 Lead LQFP	1000 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 **Sales** 

800-345-7015 (inside USA) +408-284-8200 (outside USA)

Fax: 408-284-2775

www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2010. All rights reserved.