Programmable FemtoClock[®] NG Differential-to-3.3V, 2.5V LVPECL Synthesizer

DATA SHEET

ICS83PN128I

General Description

The ICS83PN128I is a programmable LVPECL synthesizer that can be used for frequency conversions. The device uses IDT's fourth generation FemtoClock[®] NG technology for optimal high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection. Oscillator-level performance is maintained with IDT's Fourth Generation FemtoClock[®] NG PLL technology, which delivers low rms phase jitter.

The ICS83PN128I defaults to 161.132813MHz output using a 156.25MHz input with two select pins floating (pulled up with internal pullup resistors) but can also be set to four different frequency multiplier settings to support a wide variety of applications. The below table shows some of the more common application settings.


Frequency Select Table

FSEL[1:0]	Input	Output Frequency (MHz)
00	156.25	128.90
01	156.25	128.90
10	156.25	128.90
11 (default)	156.25	161.132813

Features

- Fourth Generation FemtoClock[®] NG technology
- Footprint compatible with 5mm x 7mm differential oscillators
- One differential LVPECL output pair
- CLK, nCLK input pair can accept the following levels: HCSL, LVDS, LVPECL, LVHSTL
- Output frequency: 128.90MHz or 161.132813MHz
- VCO range: 2.0GHz 2.5GHz
- Cycle-to-cycle jitter: 18ps (typical)
- RMS phase jitter @ 128.90MHz, 12kHz 20MHz: 0.53ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) packaging


Pin Assignment



ICS83PN128I

10-Lead VFQFN 5mm x 7mm x 1mm package body K Package Top View

Block Diagram



Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

Number	Name	Ту	ре	Description
1	OE		Pullup	Output enable. External pullup required for normal operation. LVCMOS/LVTTL interface levels.
2	Reserved	Reserved		Reserved pin.
3	V _{EE}	Power		Negative supply pin.
4	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. $V_{CC}/2$ default when left floating
5	CLK	Input	Pulldown	Non-inverting differential clock input.
6, 7	Q, nQ	Output		Differential output pair. LVPECL interface levels.
8	V _{CC}	Power		Power supply pin.
9	FSEL0	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3, <i>Frequency Select Table</i> .
10	FSEL1	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3, <i>Frequency Select Table</i> .

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			3.5		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

Function Table

Table 3. P, M, N Divider Function Table

FSEL[1:0]	P Divider	M Divider	N Divider	Input Frequency (MHz)	Output Frequency (MHz)
0 0	÷2	26.39872	÷16	156.25	128.90
0 1	÷2	26.39872	÷16	156.25	128.90
10	÷2	26.39872	÷16	156.25	128.90
1 1 (default)	÷2	33.00	÷16	156.25	161.132813

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	3.6V
Inputs, V _I	-0.5V to V _{CC} + 0.5V
Outputs, I _O	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, θ_{JA}	39.2°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				189	mA

Table 4B. Power Supply DC Characteristics, $V_{CC} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				182	mA

Table 4C. LVCMOS/LVTTL DC Characteristics, V_{CC} = 3.3V ± 5% or 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{CC} = 3.465 V$	2		V _{CC} + 0.3	V
V _{IH}	Input High Voltage		$V_{CC} = 2.625V$	1.7		V _{CC} + 0.3	V
V			V _{CC} = 3.465V	-0.3		0.8	V
V _{IL}	Input Low Voltage		$V_{CC} = 2.625 V$	-0.3		0.7	V
IIH		E, SEL[1:0]	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μΑ
IIL		0E, SEL[1:0]	$V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-150			μΑ

Symbol	mbol Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK, nCLK	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μA
I _{IL} Input L		CLK	V _{IN} = 0V, V _{CC} = 3.465V or 2.625V	-5			μA
	Input Low Current	nCLK	V _{IN} = 0V, V _{CC} = 3.465V or 2.625V	-150			μA
V _{PP}	Peak-to-Peak Volta	ige		0.15		1.3	V
V _{CMR}	Common Mode Inp NOTE 1	ut Voltage;		V _{EE}		V _{CC} – 0.85	v

Table 4D. Differential DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE 1: Common mode input voltage is defined at the cross point.

Table 4E. LVPECL DC Characteristics, V_{CC} = 3.3V \pm 5% or 2.5V \pm 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{CC} – 1.4		$V_{CC} - 0.8$	V
V _{OL}	Output Low Voltage; NOTE 1		V _{CC} - 2.0		V _{CC} – 1.6	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs termination with 50 Ω to V_CC – 2V.

AC Electrical Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Freewood	FSEL[1:0] = 00		128.90		MHz
	Output Frequency	FSEL[1:0] = 11		161.132813		MHz
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter; NOTE 1			18	30	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	128.90MHz, Integration Range: 12kHz – 20MHz		0.53		ps
		161.132813MHz, Integration Range: 12kHz – 20MHz		0.374		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	150		450	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise plots. Measured using low noise input source.

Table 6B. AC Characteristics, V_{CC} = 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency	FSEL[1:0] = 00		128.90		MHz
		FSEL[1:0] = 11		161.132813		MHz
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter; NOTE 1			18	35	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	128.90MHz, Integration Range: 12kHz – 20MHz		0.56		ps
		161.132813MHz, Integration Range: 12kHz – 20MHz		0.374		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	100		500	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise plots. Measured using low noise input source.


Typical Phase Noise at 128.90MHz




Typical Phase Noise at 161.132813MHz




Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit




Differential Input Level




Cycle-to-Cycle Jitter



2.5V LVPECL Output Load AC Test Circuit




Output Duty Cycle/Pulse Width/Period



RMS Phase Jitter

Parameter Measurement Information, continued



Output Rise/Fall Time

Applications Information

Recommendations for Unused Input Pins


Inputs:

LVCMOS Control Pins

For the control pins that have internal pullup resistors; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{CC}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V₁ in the center of the input voltage swing. For example, if the input clock swing is 2.5V and V_{CC} = 3.3V, R1 and R2 value should be adjusted to set V₁ at 1.25V. The values below are for when both the single ended swing and V_{CC} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 Ω applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than V_{CC} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult




Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

2.5V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 3A to 3E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult

with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 3A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3C. CLK/nCLK Input Driven by a 2.5V LVPECL Driver




Figure 3E. CLK/nCLK Input Driven by a 2.5V SSTL Driver




Figure 3B. CLK/nCLK Input Driven by a 2.5V LVPECL Driver




Figure 3D. CLK/nCLK Input Driven by a 2.5V LVDS Driver

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible signals. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω




Figure 5A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CC} – 2V. For V_{CC} = 2.5V, the V_{CC} – 2V is very close to ground




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 6C.*




Figure 6B. 2.5V LVPECL Driver Termination Example

Schematic Application

Figure 7 shows an example of ICS83PN128I application schematic. In this example, the device is operated at $V_{CC} = 3.3V$. As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS83PN128I provides separate power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB. Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.




Figure 7. ICS83PN128I Schematic Example

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS83PN128I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS83PN128I is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for V_{CC} = 3.3V + 5% = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 189mA = 654.885mW
- Power (outputs)_{MAX} = 32mW/Loaded Output pair

Total Power_MAX (3.465V, with all outputs switching) = 654.885mW + 32mW = 686.885mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 39.2°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.687W * 39.2^{\circ}C/W = 111.8^{\circ}C$. This is below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board.

Table 7. Thermal Resistance θ_{JA} for 10 Lead VFQFN, Forced Convection

θ_{JA} vs. Air Flow				
Meters per Second	0			
Multi-Layer PCB, JEDEC Standard Test Boards	39.2°C/W			

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 8.*




Figure 8. LVPECL Driver Circuit and Termination

To calculate power dissipation due to loading, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CC} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.8V$ ($V_{CC_MAX} - V_{OH_MAX}$) = 0.8V
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.6V$ ($V_{CC_MAX} - V_{OL_MAX}$) = 1.6V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.8\mathsf{V})/50\Omega] * 0.8\mathsf{V} = \mathbf{19.2mW}$

 $Pd_{L} = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.6V)/50\Omega] * 1.6V = 12.8mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 32mW

Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 10 Lead VFQFN

θ _{JA} vs. Air Flow				
Meters per Second	0			
Multi-Layer PCB, JEDEC Standard Test Boards	39.2°C/W			

Transistor Count

The transistor count for ICS83PN128I is: 42,520


Package Dimensions

Table 9. Package Dimensions for 10-Lead VFQFN

VNJR-1 All Dimensions in Millimeters					
Symbol	Minimum	Nominal	Maximum		
Ν	10				
Α	0.80	0.90	1.00		
A1	0	0.02	0.05		
b1	0.35	0.40	0.45		
b2	1.35	1.40	1.45		
D	5.00 Basic				
D2	1.55	1.70	1.80		
E	7.00 Basic				
E2	3.55	3.70	3.80		
e1	1.0				
e2	2.54				
L1	0.45	0.55	0.65		
L2	1.0	1.10	1.20		
Ν	10				
N _D	2				
N _E	3				
aaa	0.15				
bbb	0.10				
CCC	0.10				

Package Outline

Package Outline - K Suffix for 10-Lead VFQFN



There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:

1. Type A: Chamfer on the paddle (near pin 1)

2. Type C: Mouse bite on the paddle (near pin 1)

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this

device. The pin count and pin out are shown on the front page. The package dimensions are in Table 9.

Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83PN128AKILF	ICS3PN128AIL	"Lead-Free" 10 Lead VFQFN	Tray	-40°C to 85°C
83PN128AKILFT	ICS3PN128AIL	"Lead-Free" 10Lead VFQFN	Tape & Reel	-40°C to 85°C

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.