TSI310A-133CE
TSI310A-133CE Datasheet
Tsi310 133-MHz PCI-X Bridge Product Brief
| Part | Datasheet |
|---|---|
TSI310A-133CE |
TSI310A-133CE (pdf) |
| Related Parts | Information |
|---|---|
TSI310A-133CEY |
TSI310A-133CEY |
| PDF Datasheet Preview |
|---|
| Tsi310 133-MHz PCI-X Bridge Product Brief Device Overview The IDT Tsi310 is a 64-bit PCI-X bus bridge that operates at speeds up to 133 MHz, and supports transfer rates up to 1 GBps. The PCI-X protocol is backward compatible with the PCI bus standard ensuring that legacy PCI-based systems are portable to the faster PCI-X environment. The Tsi310 connects two electrically separate PCI-X bus domains, allowing concurrent operations on both buses. This results in optimal use of the buses in various system configurations, and enables hierarchical expansion of I/O bus structures. The device also supports configurations of PCI or PCI-X mode on either bus, and in any combination. In addition, the Tsi310 provides extensive buffering and prefetching mechanisms for efficient data transfer between two buses, facilitating multi-threaded operation and high system throughput. Block Diagram Primary PCI/PCI-X Bus Secondary PCI/PCI-X Bus Primary Clock PLL PCI-X Interface Bus Slave Bus Master JTAG Data/Control Unit Burst Read Posted Write Single Data Buffer Buffer Phase Buffer 4 Kbytes 1 Kbyte 4 Bytes Read Queue 8 entries Queue Compare Logic PW Queue 8 entries Address Decode Control Logic Data/Control Unit Burst Read Posted Write Single Data Buffer Buffer Phase Buffer 4 Kbytes 1 Kbyte 4 Bytes Read Queue 8 entries Queue Compare Logic PW Queue 8 entries Address Decode Control Logic Clocking & Reset Secondary Clock PLL PCI-X Interface |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived TSI310A-133CE Datasheet file may be downloaded here without warranties.