IDT5991A-2JG8

IDT5991A-2JG8 Datasheet


IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

Part Datasheet
IDT5991A-2JG8 IDT5991A-2JG8 IDT5991A-2JG8 (pdf)
Related Parts Information
IDT5991A-7JGI8 IDT5991A-7JGI8 IDT5991A-7JGI8
IDT5991A-2JG IDT5991A-2JG IDT5991A-2JG
5991A-5JGI 5991A-5JGI 5991A-5JGI
IDT5991A-7JGI IDT5991A-7JGI IDT5991A-7JGI
5991A-5JGI8 5991A-5JGI8 5991A-5JGI8
PDF Datasheet Preview
IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

IDT5991A

FEATURES:
• 4 pairs of programmable skew outputs
• Low skew 200ps same pair, 250ps all outputs
• Selectable positive or negative edge synchronization:

Excellent for DSP applications
• Synchronous output enable
• Output frequency 3.75MHz to 100MHz
• 2x, 4x, 1/2, and 1/4 outputs
• 5V with TTL outputs
• 3 skew grades:

IDT5991A-2 tSKEW0<250ps IDT5991A-5 tSKEW0<500ps IDT5991A-7 tSKEW0<750ps
• 3-level inputs for skew and PLL range control
• PLL bypass for DC testing
• External feedback, internal loop filter
• 46mA IOL high drive outputs
• Low Jitter <200ps peak-to-peak
• Outputs drive 50Ω terminated lines
• Pin-compatible with Cypress CY7B991
• Available in PLCC Package

DESCRIPTION:

The IDT5991A is a high fanout PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5991A has eight programmable skew outputs in four banks of Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.

The IDT5991A maintains Cypress CY7B991 compatibility while providing two additional features Synchronous Output Enable GND/sOE , and Positive/Negative Edge Synchronization VCCQ/PE . When the GND/ sOE pin is held low, all the outputs are synchronously enabled CY7B991 compatibility . However, if GND/sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled.

Furthermore, when the VCCQ/PE is held high, all the outputs are synchronized with the positive edge of the REF clock input CY7B991 compatibility . When VCCQ/PE is held low, all the outputs are synchronized with the negative edge of REF.

FUNCTIONAL BLOCK DIAGRAM

GND/sOE
1Q0 Skew

Select
1F1:0

VCCQ/PE
2Q0 Skew

Select
2F1:0

Skew Select
3F1:0
4Q0 Skew

Select
4F1:0

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL
c 2006 Integrated Device Technology, Inc.

TEMPERATURE 1

RANGES

OCTOBER 2008

DSC 5843/4

IDT5991A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

PIN CONFIGURATION
3F0 FS VCCQ REF GND TEST 2F1
3F1 4F0 4F1 VCCQ/PE VCCN 4Q1 4Q0 GND
4 3 2 1 32 31 30
14 15 16 17 18 19 20
2F0 GND/sOE 1F1 1F0 VCCN 1Q0 1Q1 GND
ORDERING INFORMATION

Device Type Package Process

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

Blank I

Commercial 0°C to +70°C , 5991A-2 Industrial -40°C to +85°C , 5991A-5, 5991A-7

Rectangular Plastic Leaded Chip Carrier PLCC - Green
5991A-2 Programmable Skew PLL Clock Driver TurboClock 5991A-5 5991A-7

CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138
for SALES 800-345-7015 or 408-284-8200 fax 408-284-2775
for Tech Support:
More datasheets: C927U221KZYDCAWL35 | C921U221KZYDAAWL35 | C921U221KZYDBAWL35 | C921U221KZYDCAWL35 | DF11CZ-26DP-2V(21) | DF11CZ-8DP-2V(21) | DF11CZ-18DP-2V(21) | MDM-37PH006F | IDT5991A-7JGI8 | IDT5991A-2JG


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived IDT5991A-2JG8 Datasheet file may be downloaded here without warranties.

Datasheet ID: IDT5991A-2JG8 637266