# 

# Description

The 5P49V6975A is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data-communications applications. The device is a member of IDT's sixth generation of programmable clock technology, VersaClock 6E.

The 5P49V6975A contains an internal crystal, which eliminates the need for external crystal and load cap tuning.


Two select pins allow up to four different configurations to be programmed, and can be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing. The 5P49V6975A can be configured to use one of two I<sup>2</sup>C addresses to allow the use of multiple devices in a system.

# **Typical Applications**

- Ethernet switch/router
- PCI Express 1–4
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- Laser distance sensing

### Features

- Internal crystal input integrated into package
- Flexible 1.8V, 2.5V, 3.3V power rails
- High-performance, low phase noise PLL, < 0.5ps RMS typical phase jitter on outputs
- Four banks of internal OTP memory
  - In-system or factory programmable
  - Two select pins accessible with processor GPIOs or bootstrapping
- I<sup>2</sup>C serial programming interface
  - OxD0 or 0xD4 I<sup>2</sup>C address options allow multiple devices configured in a same system
- Reference LVCMOS output clock
- Four universal output pairs individually configurable:
  - Differential (LVPECL, LVDS, or HCSL)
  - Two single-ended (2 LVCMOS in-phase or 180 degrees out of phase)
  - I/O VDDs can be mixed and matched, supporting 1.8V (LVDS and LVCMOS), 2.5V, or 3.3V
  - Independent spread spectrum on each output pair
- Output frequency ranges:
  - LVCMOS clock outputs: 1kHz to 200MHz
  - LVDS, LVPECL, HCSL differential clock outputs: 1kHz to 350MHz
- Programmable output enable or power-down mode
- Available in 4 × 4 mm 24-LGA package
- -40° to +85°C industrial temperature operation



# Block Diagram


# () IDT.

# Contents

1.	Pin Assignments	3					
2.	Pin Descriptions	3					
3.	Absolute Maximum Ratings	5					
4.	Thermal Characteristics	5					
5.	Recommended Operating Conditions	5					
6.	Electrical Characteristics	6					
7.	Test Loads	13					
8.	Jitter Performance Characteristics	14					
9.	PCI Express Jitter Performance and Specification						
10.	Features and Functional Blocks	16					
	10.1 Device Startup and Power-on-Reset	16					
	10.2 Reference Clock and Selection	17					
	10.3 Manual Switchover	17					
	10.4 Programmable Loop Filter	18					
	10.5 Fractional Output Dividers (FOD)	18					
	10.5.1 Individual Spread Spectrum Modulation	18					
	10.5.2 Bypass Mode	18					
	10.5.3 Cascaded Mode	18					
	10.5.4 Dividers Alignment	18					
	10.5.5 Programmable Skew	19					
	10.6 Output Drivers	19					
	10.7 SD/OE Pin Function	19					
	10.8 I <sup>2</sup> C Operation	20					
11.	Typical Application Circuit	21					
	11.1 Input – Driving the CLKIN	22					
	11.1.1 Wiring the CLKIN Pin to Accept Single-Ended Inputs	22					
	11.1.2 Driving CLKIN with Differential Clock	23					
	11.2 Output – Single-ended or Differential Clock Terminations	23					
	11.2.1 LVDS Termination	23					
	11.2.2 LVPECL Termination	24					
	11.2.3 HCSL Termination	25					
	11.2.4 LVCMOS Termination	25					
12.	Package Outline Drawings	25					
13.	Marking Diagram	26					
14.	Ordering Information	26					
15.	Revision History						

# 1. Pin Assignments

# Figure 1. Pin Assignments for 4 $\times$ 4 mm 24-VFQFPN Package – Top View



### 2. Pin Descriptions

#### Table 1.Pin Descriptions

Number	Name	Туре		Description
1	CLKIN	Input	Internal Pull-down	Differential clock input. Weak $100k\Omega$ internal pull-down.
2	CLKINB	Input	Internal Pull-down	Complementary differential clock input. Weak $100k\Omega$ internal pull-down.
3	NC			No connect.
4	NC			No connect
5	V <sub>DDA</sub>	Power		Analog functions power supply pin. Connect to 1.8V to 3.3V. $V_{DDA}$ and $V_{DDD}$ should have the same voltage applied.
6	CLKSEL	Input Internal Pull-down		Input clock select. Selects the active input reference source in manual switchover mode. 0 = XIN/REF, XOUT (default). 1 = CLKIN, CLKINB. For more information, see Table 19.
7	SD/OE	Input Internal Pull-down		Enables/disables the outputs (OE) or powers down the chip (SD).
8	8 SEL1/SDA Input Internal Pull-down		Internal Pull-down	Configuration select pin, or I <sup>2</sup> C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull-down resistor.

© 2017 Integrated Device Technology, Inc.

Number	Name	Ту	ре	Description
9	SEL0/SCL	Input	Internal Pull-down	Configuration select pin, or I <sup>2</sup> C SCL input as selected by OUT0_SEL_I2CB. Weak internal pull-down resistor.
10	V <sub>DDO</sub> 4	Pov	wer	Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT4/OUT4B.
11	OUT4	Out	tput	Output clock 4. For more information, see "Output Drivers."
12	OUT4B	Out	tput	Complementary output clock 4. For more information, see "Output Drivers."
13	OUT3B	Out	tput	Complementary output clock 3. For more information, see "Output Drivers."
14	OUT3	Out	tput	Output clock 3. For more information, see "Output Drivers."
15	V <sub>DDO</sub> 3	Pov	wer	Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT3/OUT3B.
16	OUT2B	Out	tput	Complementary output clock 2. For more information, see "Output Drivers."
17	OUT2	Output		Output clock 2. For more information, see "Output Drivers."
18	V <sub>DDO</sub> 2	Power		Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B.
19	OUT1B	Output		Complementary output clock 1. For more information, see "Output Drivers."
20	OUT1	Out	tput	Output clock 1. For more information, see "Output Drivers."
21	V <sub>DDO</sub> 1	Power		Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B.
22	V <sub>DDD</sub>	Pov	wer	Digital functions power supply pin. Connect to 1.8 to 3.3V. $V_{DDA}$ and $V_{DDD}$ should have the same voltage applied.
23	V <sub>DDO</sub> 0	Power		Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0.
24	OUT0_SEL _I2CB	Input/ Output	Internal Pull-down	Latched input/LVCMOS output. At power-up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull-up (10k $\Omega$ ) is placed on OUT0_SEL_I2CB, pins 8 and 9 are configured as hardware select pins, SEL1 and SEL0. If a weak pull-down (10k $\Omega$ ) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I <sup>2</sup> C interface. After power- up, the pin acts as an LVCMOS reference output.
EPAD	GND	GI	ND	Connect to ground pad.

# 3. Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 5P49V6975A at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

#### Table 2. Absolute Maximum Ratings

Item	Rating
Supply Voltage, V <sub>DDA</sub> , V <sub>DDD</sub> , V <sub>DDO</sub>	3.465V
XIN/REF Input	1.2V
CLKIN, CLKINB Input	VDDO0, 1.2V voltage swing
I <sup>2</sup> C Loading Current (SDA)	10mA
Storage Temperature, TSTG	-65°C to 150°C
ESD Human Body Model	2000V

## 4. Thermal Characteristics

#### Table 3.Thermal Characteristics

Symbol	Parameter	Value	Units
$\theta_{JA}$	Theta JA. Junction to air thermal impedance (0mps)	42	°C/W
$\theta_{JB}$	Theta JB. Junction to board thermal impedance (0mps)	2.35	°C/W
θ」C	Theta JC. Junction to case thermal impedance (0mps)	41.8	°C/W

# 5. Recommended Operating Conditions

#### Table 4. Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
	Power supply voltage for supporting 1.8V outputs.	1.71	1.8	1.89	V
V <sub>DDOX</sub>	Power supply voltage for supporting 2.5V outputs.	2.375	2.5	2.625	V
	Power supply voltage for supporting 3.3V outputs.	3.135	3.3	3.465	V
V <sub>DDD</sub>	Power supply voltage for core logic functions.	1.71		3.465	V
V <sub>DDA</sub>	Analog power supply voltage. Use filtered analog power supply.	1.71		3.465	V
T <sub>A</sub>	Operating temperature, ambient.	-40		85	°C
CL	Maximum load capacitance (3.3V LVCMOS only).			15	pF

<sup>© 2017</sup> Integrated Device Technology, Inc.

# 6. Electrical Characteristics

#### Table 5. Current Consumption Characteristics

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0}$  = 3.3V ±5%, 2.5V ±5%, 1.8V ±5%, T<sub>A</sub> = -40°C to +85°C, unless stated otherwise.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
I <sub>DDCORE</sub> [a]	Core Supply Current	100MHz on all outputs.		30	34	mA
	Output Buffer Supply	LVPECL, 350MHz, 3.3V V <sub>DDOx.</sub>		42	47	mA
	Current	LVPECL, 350MHz, 2.5V V <sub>DDOx.</sub>		37	42	mA
		LVDS, 350MHz, 3.3V V <sub>DDOx.</sub>		18	21	mA
		LVDS, 350MHz, 2.5V V <sub>DDOx.</sub>		17	20	mA
		LVDS, 350MHz, 1.8V V <sub>DDOx</sub>		16	19	mA
		HCSL, 250MHz, 3.3V V <sub>DDOx</sub> <sup>[b]</sup>		29	33	mA
I <sub>DDOX</sub>		HCSL, 250MHz, 2.5V V <sub>DDOx</sub> <sup>[b]</sup>		28	33	mA
		LVCMOS, 50MHz, 3.3V, V <sub>DDOx</sub> <sup>[b],[c]</sup>		16	18	mA
		LVCMOS, 50MHz, 2.5V, V <sub>DDOx</sub> <sup>[b],[c]</sup>		14	16	mA
		LVCMOS, 50MHz, 1.8V, V <sub>DDOx</sub> [b],[c]		12	14	mA
		LVCMOS, 200MHz, 3.3V V <sub>DDOx</sub> <sup>[b],[c]</sup>		36	42	mA
		LVCMOS, 200MHz, 2.5V V <sub>DDOx</sub> <sup>[b],[c]</sup>		27	32	mA
		LVCMOS, 200MHz, 1.8V $V_{DDOx}$ <sup>[b],[c]</sup>		16	19	mA
I <sub>DDPD</sub>	Power Down Current	SD asserted, I <sup>2</sup> C programming.		10	14	mA

[a] IDDCORE = IDDA + IDDD, no loads

[b] Measured into a 5" 50 Ohm trace with 2 pF load

[c] Single CMOS driver active

#### Table 6. General AC Timing Characteristics

V <sub>DDA</sub> , V <sub>DDD</sub> , V <sub>DDO0</sub> =	= 3.3V ±5%, 2.5V ±5%	, $1.8V \pm 5\%$ , $T_A = -40^{\circ}C$ to	o +85°C, unless stated otherwise.
---	----------------------	--	-----------------------------------

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
F <sub>IN</sub> <sup>[a]</sup>	Input Frequency	Input frequency limit (CLKIN,CLKINB)	1		350	MHz
		Single-ended clock output limit (LVCMOS), individual FOD mode.	1		200	
г (b)	Output Fragmanau	Differential clock output (LVPECL/LVDS/HCSL), individual FOD mode.	1		350	N 41 1
Fout <sup>[b]</sup>	Output Frequency	Single-ended clock output limit (LVCMOS), cascaded FOD mode, output 2–4.	0.001		200 N 350 2900 N	MHz
		Differential clock output limit (LVPECL/LVDS/HCSL), cascaded FOD mode, output 2–4.	0.001		350	
fVCO	VCO Operating Frequency Range		2500		2900	MHz
		Measured at $V_{DD}/2$ , all outputs except reference output, $V_{DDOX}$ = 2.5V or 3.3V.	45	50	55	%
- ()		Measured at $V_{DD}/2$ , all outputs except reference output, $V_{DDOX}$ = 1.8V	40	50	60	%
T <sub>DC</sub> <sup>[c]</sup>	Output Duty Cycle	Measured at V <sub>DD</sub> /2, reference output OUT0 (5MHz– 150.1MHz) with 50% duty cycle input.	40	50	60	%
		Measured at V <sub>DD</sub> /2, reference output OUT0 (150.1MHz–200MHz) with 50% duty cycle input.	30	50	70	%
T <sub>skew</sub>	Output Skew	Skew between the same frequencies, with outputs using the same driver format and phase delay set to 0ns.		75		ps
TSTARTUP <sup>[d][e]</sup>	Startup Time	Measured after all $V_{\text{DD}}\text{s}$ have raised above 90% of their target value. $^{[f]}$			30	ms
		PLL lock time from shutdown mode.		3	4	ms

[a] Practical lower frequency is determined by loop filter settings.

[b] A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.

[c] Duty cycle is only guaranteed at maximum slew rate settings.

[d] Actual PLL lock time depends on the loop configuration.

[e] Includes loading the configuration bits from EPROM to PLL registers. It does not include EPROM programming/write time.

[f] Power-up with temperature calibration enabled, please contact IDT if shorter lock-time is required in system.

#### Table 7. General Input Characteristics

Symbol	Parameter	Pins	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance	CLKIN,CLKINB,CLKSEL,SD/OE,SEL1/SDA, SEL0/SCL		3	7	pF
R <sub>PD</sub>	Pull-down Resistor	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL, CLKIN, CLKINB, OUT0_SEL_I2CB	100		300	kΩ
V <sub>IH</sub>	Input High Voltage	CLKSEL, SD/OE	0.7 x V <sub>DDD</sub>		V <sub>DDD</sub> + 0.3	V
VIL	Input Low Voltage	CLKSEL, SD/OE	GND - 0.3		0.3 x V <sub>DDD</sub>	V
VIH	Input High Voltage	OUT0_SEL_I2CB	0.65 x		$V_{DDO0} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage	OUT0_SEL_I2CB	GND - 0.3		0.4	V
VIH	Input High Voltage	XIN/REF	0.8		1.2	V
VIL	Input Low Voltage	XIN/REF	GND - 0.3		0.4	V
T <sub>R</sub> /T <sub>F</sub>	Input Rise/Fall Time	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL			300	ns

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0} = 3.3V \pm 5\%$ , 2.5V  $\pm 5\%$ , 1.8V  $\pm 5\%$ , T<sub>A</sub> = -40°C to +85°C, unless stated otherwise.

#### Table 8. CLKIN Electrical Characteristics

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0} = 3.3V \pm 5\%$ , 2.5V  $\pm 5\%$ , 1.8V  $\pm 5\%$ , T<sub>A</sub> = -40°C to +85°C, unless stated otherwise.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>SWING</sub>	Input Amplitude – CLKIN, CLKINB	Peak to peak value, single-ended	200		1200	mV
dv/dt	Input Slew Rate – CLKIN, CLKINB	Measured differentially	0.4		8	V/ns
IIL	Input Leakage Low Current	VIN = GND	-5		5	μA
IIH	Input Leakage High Current	VIN = 1.7V			20	μA
DC <sub>IN</sub>	Input Duty Cycle	Measurement from differential waveform	45		55	%

#### Table 9. Electrical Characteristics - CMOS Outputs

V <sub>DDA</sub> , V <sub>DDD</sub> , V <sub>DD00</sub> = 3.3V ±5%, 2.5V ±5%, 1.8V ±5%, T <sub>A</sub> = -40°C to +85°C, unles	ess stated otherwise.
--	-----------------------

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage	IOH = -15mA(3.3V), -12mA(2.5V), -8mA(1.8V)	0.7 x V <sub>DDO</sub>		V <sub>DDO</sub>	V
V <sub>OL</sub>	Output Low Voltage	IOH = 15mA(3.3V), 12mA(2.5V), 8mA(1.8V)			0.4	V
R <sub>OUT</sub>	Output Driver Impedance	CMOS Output Driver		17		Ω
	Slew Rate, SLEW[1:0] = 00		1.0	2.2		
	Slew Rate, SLEW[1:0] = 01	Single-ended 3.3V LVCMOS output clock rise and fall time, 20% to 80% of VDDO (output load = 5pF)	1.2	2.3		
	Slew Rate, SLEW[1:0] = 10	$V_{\text{DDOX}} = 3.3V$	1.3	2.4		-
	Slew Rate, SLEW[1:0] = 11		1.7	2.7		
	Slew Rate, SLEW[1:0] = 00		0.6	1.3		
T <sub>SR</sub> <sup>2</sup>	Slew Rate, SLEW[1:0] = 01	Single-ended 2.5V LVCMOS output clock rise and fall time, 20% to 80% of VDDO (output load = 5pF)	0.7	1.4		V/ns
I SR <sup>2</sup>	Slew Rate, SLEW[1:0] = 10	$V_{\text{DDOX}} = 2.5 \text{V}$	0.6	1.4		V/115
	Slew Rate, SLEW[1:0] = 11		1.0	1.7		
	Slew Rate, SLEW[1:0] = 00		0.3	0.7		
	Slew Rate, SLEW[1:0] = 01	Single-ended 1.8V LVCMOS output clock rise and fall time, 20% to 80% of VDDO (output load = 5pF)	0.4	0.8		
	Slew Rate, SLEW[1:0] = 10	VDD = 1.8V.	0.4	0.9		
	Slew Rate, SLEW[1:0] = 11		0.7	1.2		
	Output Leakage Current (OUT1-4)	Tri-state outputs			5	μA
I <sub>OZDD</sub>	Output Leakage Current (OUT0)	Tri-state outputs			30	μA

#### Table 10. Electrical Characteristics - LVDS Outputs

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0}$  = 3.3V ±5%, 2.5V ±5%, 1.8V ±5%, T<sub>A</sub> = -40°C to +85°C, unless stated otherwise.

Symbol	Parameter		Typical	Maximum	Units
V <sub>OT</sub> (+)	Differential Output Voltage for the TRUE Binary State	247		454	mV
V <sub>OT</sub> (-)	Differential Output Voltage for the FALSE Binary State	-247		-454	mV
$\Delta V_{OT}$	Change in V <sub>OT</sub> between Complimentary Output States			50	mV
V <sub>OS</sub>	Output Common Mode Voltage (Offset Voltage) at 3.3V±5%, 2.5V±5%		1.25	1.375	V
VOS	Output Common Mode Voltage (Offset Voltage) at 1.8V±5%	0.8	0.875	0.96	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between Complimentary Output States			50	mV
I <sub>OS</sub>	Outputs Short Circuit Current, $V_{OUT}$ + or $V_{OUT}$ - = 0V or $V_{DDO}$		9	24	mA
I <sub>OSD</sub>	Differential Outputs Short Circuit Current, V <sub>OUT</sub> + = V <sub>OUT</sub> -		6	12	mA
T <sub>R</sub>	LVDS rise time 20%-80%		300		ps
T <sub>F</sub>	LVDS fall time 80%-20%		300		ps

#### Table 11. Electrical Characteristics - LVPECL Outputs

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0}$  = 3.3V ±5%, 2.5V ±5%, T<sub>A</sub> = -40°C to +85°C, unless stated otherwise.

Symbol	Parameter	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output Voltage High, terminated through $50\Omega$ tied to V <sub>DD</sub> - 2V	V <sub>DDO</sub> - 1.19		V <sub>DDO</sub> - 0.69	V
V <sub>OL</sub>	Output Voltage Low, terminated through 50 $\Omega$ tied to V_DD - 2V	V <sub>DDO</sub> - 1.94		V <sub>DDO</sub> - 1.4	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing	0.55		0.993	V
T <sub>R</sub>	LVPECL rise time 20%-80%		400		ns
T <sub>F</sub>	LVPECL fall time 80%-20%		400		ns

#### Table 12. Electrical Characteristics - HCSL Outputs<sup>[a]</sup>

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0}$  = 3.3V ±5%, 2.5V ±5%,  $T_A$  = -40°C to +85°C, unless stated otherwise.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
dV/dt	Slew Rate	Scope averaging on <sup>[b] [c]</sup>	1		4	V/ns
∆dV/dt	Slew Rate Matching	Scope averaging on <sup>[b] [c]</sup>			20	%
V <sub>MAX</sub>	Maximum Voltage	Measurement on single-ended signal using			1150	mV
V <sub>MIN</sub>	Minimum Voltage	absolute value (scope averaging off)	-300			mV
V <sub>SWING</sub>	Voltage Swing	Scope averaging off <sup>[b] [f]</sup>	300			mV
V <sub>CROSS</sub>	Crossing Voltage Value	Scope averaging off <sup>[d] [f]</sup>	250		550	mV
$\Delta V_{CROSS}$	Crossing Voltage Variation	Scope averaging off <sup>[e]</sup>			140	mV

[a] Guaranteed by design and characterization. Not 100% tested in production.

[b] Measured from differential waveform.

[c] Slew rate is measured through the VSWING voltage range centered around differential 0V. This results in a ±150mV window around differential 0V

[d] VCROSS is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e., Clock rising and Clock# falling).

[e] The total variation of all VCROSS measurements in any particular system. Note that this is a subset of VCROSS min/max (VCROSS absolute) allowed. The intent is to limit VCROSS induced modulation by setting  $\Delta$ VCROSS to be smaller than VCROSS absolute.

[f] Measured from single-ended waveform.

#### Table 13. Spread-Spectrum Generation Specifications

Symbol	Parameter	Conditions Minimum Typical Maxim			Maximum	Units
fssout	Spread Frequency	Output frequency range for spread spectrum	5 300		300	MHz
f <sub>MOD</sub>	Mod Frequency	Modulation frequency.	30 to 63			kHz
fsddead	Spread Value	Amount of spread value (programmable)-center spread.	±0.25% to ±2.5%		.5%	%f <sub>OUT</sub>
fSPREAD	Spread value	Amount of spread value (programmable)-down spread.	-0.5% to -5%		100 NT	

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Level	For SEL1/SDA pin and SEL0/SCL pin.	0.7 x V <sub>DDD</sub>			V
V <sub>IL</sub>	Input Low Level	For SEL1/SDA pin and SEL0/SCL pin.			0.3 x V <sub>DDD</sub>	V
V <sub>HYS</sub>	Hysteresis of Inputs		$0.05 \text{ x V}_{\text{DDD}}$			V
I <sub>IN</sub>	Input Leakage Current		-1		30	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3mA.			0.4	V

Table 14. I<sup>2</sup>C Bus (SCL/SDA) DC Characteristics

#### Table 15. I<sup>2</sup>C Bus (SCL/SDA) AC Characteristics


Symbol	Parameter	Minimum	Typical	Maximum	Units
F <sub>SCLK</sub>	Serial Clock Frequency (SCL)	10		400	kHz
t <sub>BUF</sub>	Bus Free Time between Stop and Start	1.3			μs
t <sub>su:start</sub>	Setup Time, Start	0.6			μs
t <sub>HD:START</sub>	Hold Time, Start	0.6			μs
t <sub>SU:DATA</sub>	Setup Time, Data Input (SDA)	0.1			μs
t <sub>HD:DATA</sub>	Hold Time, Data Input (SDA) <sup>1</sup>	0			μs
t <sub>OVD</sub>	Output Data Valid from Clock			0.9	μs
CB	Capacitive Load for Each Bus Line			400	pF
t <sub>R</sub>	Rise Time, Data and Clock (SDA, SCL)	20 + 0.1 x C <sub>B</sub>		300	ns
t <sub>F</sub>	Fall Time, Data and Clock (SDA, SCL)	20 + 0.1 x C <sub>B</sub>		300	ns
t <sub>HIGH</sub>	High Time, Clock (SCL)	0.6			μs
t <sub>LOW</sub>	Low Time, Clock (SCL)	1.3			μs
t <sub>SU:STOP</sub>	Setup Time, Stop	0.6			μs

[a] A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IH(MIN)</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.


[b] I<sup>2</sup>C inputs are 5V tolerant.

## 7. Test Loads


#### Figure 2. LVCMOS Test Load

















© 2017 Integrated Device Technology, Inc.

# 8. Jitter Performance Characteristics





Note: Measured with OUT2=156.25MHz on, 39.625MHz input.

#### Table 16. Jitter Performance<sup>[a] [b]</sup>

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
J <sub>CY-CY</sub>	Cycle to Cycle Jitter	LVCMOS 3.3V ±5%,-40°C-90°C		5	30	ps
		All differential outputs 3.3V ±5%,-40°C–90°C		25	35	ps
J <sub>pk-pk</sub>	Period Jitter	LVCMOS 3.3V ±5%,-40°C-90°C		28	40	Ps
		All differential outputs 3.3V ±5%,-40°C–90°C		4	30	ps
J <sub>RMS</sub>	RMS Phase Jitter	LVCMOS 3.3V ±5%,-40°C-90°C		0.3		ps
(12kHz-20MHz)		All differential outputs 3.3V ±5%,-40°C-90°C		0.5		ps

[a] Measured with 25MHz crystal input

[b] Configured with OUT0 = 25MHz-LVCMOS OUT1 = 100MHz HCSL OUT2 = 125MHz LVDS OUT3 = 156.25MHz-LVPECL

# 9. PCI Express Jitter Performance and Specification

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limit	Units
	t <sub>jphPCleG1-CC</sub>	PCIe Gen 1 [c]		28.7		86	ps (p-p)
tjphPCIeG2-CC		PCIe Gen 2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5-16MHz, 8-16MHz, CDR = 5MHz)		0.27		3	ps (rms)
PCIe Jitter (Common Clock-CC)		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz, 8-16MHz, CDR = 5MHz)		2.56		3.1	ps (rms)
	tjphPCIeG3-CC	PCIe Gen 3 (PLL BW of 2-4MHz, 2-5MHz, CDR = 10MHz)		0.8		1	ps (rms)
	tjphPCleG4-CC	PCIe Gen 4 (SSC OFF) (PLL BW of 2-4MHz, 2-5MHz, CDR = 10MHz)		0.26		0.5	ps (rms)
PCIe Jitter	tjphPCleG2- SRNS	PCIe Gen 2 (SSC OFF) (PLL BW of 16MHz , CDR = 5MHz)		0.93		2	ps (rms)
(IR) <sup>[d] [e]</sup>	t <sub>jphPCleG3</sub> . SRNS	PCIe Gen 3(SSC OFF) (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.32		0.7	ps (rms)

[a] Guaranteed by design and characterization, not 100% tested in production.

[b] Based on PCIe Base Specification Rev4.0 version 0.7draft. For the latest specification, see www.pcisig.com.

[c] Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1-12.

[d] According to the PCIe Base Specification Rev4.0 version 0.7 draft, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. Widely accepted industry limits using widely accepted industry filters are used to populate this table. There are no accepted filters or limits for IR clock architectures at PCIe Gen1 or Gen4 data rates.

[e] IR(Independent Reference) is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRNS) PCIe clock architectures.

# **10. Features and Functional Blocks**

### 10.1 Device Startup and Power-on-Reset

The 5P49V6975A has an internal power-up reset (POR) circuit. All VDDs must be connected to the desired supply voltage to trigger a POR.

The user can define specific default configurations through internal One-Time-Programmable (OTP) memory -- either the user or factory can program the default configuration. Contact IDT if a specific factory-programmed default configuration is required, or refer to the VersaClock 6E Programming Guide.

The device will identity which of the two modes to operate in by the state of the OUT0\_SEL\_I2CB pin at POR. Both modes' default configurations can be programmed as follows:

1. Software Mode (I<sup>2</sup>C): OUT0\_SEL\_I2CB is low at POR.

The I<sup>2</sup>C interface will be open to users for in-system programming, overriding device default configurations at any time.

2. Hardware Select Mode: OUT0\_SEL\_I2CB is high at POR.

The device has been programmed to load OTP at power-up (REG0[7] = 1). The device will load internal registers according to Table 18. Internal OTP memory can support up to four configurations, which selectable by the SEL0/SEL1 pins.

At POR, logic levels at SEL0 and SEL1 pins must be settled, which results in the selected configuration to be loaded at power up.

After the first 10ms of operation, the levels of the SELx pins can be changed, either to low or to the same level as VDDD/VDDA. The SELx pins must be driven with a digital signal of < 300ns rise/fall time and only a single pin can be changed at a time. After a pin level change, the device must not be interrupted for at least 1ms so that the new values have time to load and take effect.

OUT0_SEL_I2CB at POR	SEL1	SEL0	I <sup>2</sup> C Access	REG0:7	Config
1	0	0	No	0	0
1	0	1	No	0	1
1	1	0	No	0	2
1	1	1	No	0	3
0	Х	Х	Yes	1	I <sup>2</sup> C defaults
0	Х	Х	Yes	0	0


#### Table 18. Power-Up Behavior

### 10.2 Reference Clock and Selection

The 5P49V6975A supports up to two clock inputs:

- Internal crystal input: This can be driven by a single ended clock.
- Clock input (CLKIN, CLKINB): This is a fully differential input that only accepts a reference clock. A single-ended clock can also drive it on CLKIN.

Figure 7. Clock Input Diagram Internal Logic



### 10.3 Manual Switchover

The CLKSEL pin selects the input clock between either XTAL/REF or (CLKIN, CLKINB). CLKSEL polarity can be changed by I<sup>2</sup>C programming (Byte 0x13[1]) as shown in the following table.

- 0 = XIN/REF, XOUT (default)
- 1 = CLKIN, CLKINB

Table 19.	Input Clock Select
-----------	--------------------

PRIMSRC	CLKSEL	Source
0	0	XIN/REF
0	1	CLKIN, CLKINB
1	0	CLKIN, CLKINB
1	1	XIN/REF

When SM[1:0] is "0x", the redundant inputs are in manual switchover mode. In this mode, CLKSEL pin is used to switch between the primary and secondary clock sources. The PRIMSRC bit determines the primary and secondary clock source setting. During the switchover, no glitches will occur at the output of the device, although there may be frequency and phase drift depending on the exact phase and frequency relationship between the primary and secondary clocks.

### 10.4 Programmable Loop Filter

The device PLL loop bandwidth operating range depends on the input reference frequency (Fref).

Input Reference Frequency (MHz)	Loop Bandwidth Minimum (kHz)	Loop Bandwidth Maximum (kHz)		
1	40	126		
350	300	1000		

#### Table 20. Loop Filter Settings

### 10.5 Fractional Output Dividers (FOD)

The 5P49V6975A has four fractional output dividers (FOD). Each FOD is comprised of a 12-bit integer counter and a 24-bit fractional counter. The output divider can operate in integer divide only mode for improved performance, or use the fractional counters to generate a clock frequency accurate to 50ppb.

FODs support the following features.

#### 10.5.1 Individual Spread Spectrum Modulation

The output clock frequencies can be modulated to spread energy across a broader range of frequencies, thereby lowering system EMI. Each divider has individual spread ability. Spread modulation independent of output frequency, a triangle wave modulation between 30 and 63kHz.

Spread spectrum can be applied to any output clock, clock frequency, or spread amount from ±0.25% to ±2.5% center-spread and -0.5% to -5% down-spread.

#### 10.5.2 Bypass Mode

Bypass mode (divide by 1) allows the output to behave as a buffered copy from the input or another FOD.

#### 10.5.3 Cascaded Mode

As shown in the block diagram on page 1, FODs can be cascaded for lower output frequency.

For example, if OUT1 is configured to run at 12.288MHz and needs another 48kHz output, the user can cascade FOD2 by taking input from OUT1, with a divide ratio of 256. As a result, OUT 2 runs at 48kHz while in alignment with 12.288Mhz on OUT1.

#### 10.5.4 Dividers Alignment

Each output divider block has a synchronizing pulse to provide startup alignment between outputs dividers. This allows alignment of outputs for low skew performance.

When the 5P49V6975A is in hardware select mode, outputs are automatically aligned at POR. The same synchronization reset is also triggered when switching between configurations with the SEL0/1 pins. This ensures that the outputs remain aligned in every configuration.

When the 5P49V6975A is using software mode, I<sup>2</sup>C is used to reprogram an output divider during operation, and therefore, alignment can be lost. Alignment can be restored by manually triggering a reset through I<sup>2</sup>C.

The outputs are aligned on the falling edges of each output by default. Rising edge alignment can also be achieved by using the programmable skew feature to delay the faster clock by 180 degrees. The programmable skew feature also allows for fine tuning of the alignment.

#### 10.5.5 Programmable Skew

The 5P49V6975A can skew outputs by quadrature values. The skew on each output can be adjusted from 0 to 360 degrees. Skew is adjusted in units equal to 1/32 of the VCO period. As a result, for 100MHz output and a 2800MHz VCO, the user can select how many 11.161ps units to be added to the skew (resulting in units of 0.402 degrees). For example, 0, 0.402, 0.804, 1.206, 1.408, and so on. The granularity of the skew adjustment is always dependent on the VCO period and the output period.

### **10.6 Output Drivers**

Device output drivers can individually support the following features:

- 2.5V or 3.3V voltage level for HCSL/LVPECL operation
- 1.8V, 2.5V, or 3.3V voltage levels for CMOS/LVDS operation
- CMOS supports four operating modes:
  - CMOSD: OUTx and OUTxB 180 degrees out of phase
  - CMOSX2: OUTx and OUTxB phase-aligned
  - CMOS1: only OUTx pin is on
  - CMOS2: only OUTxB pin is on

When a given output is configured to CMOSD or CMOSX2, then all previously described configuration and control apply equally to both pins.

Independent output enable/disabled by register bits. When disabled, an output can be either in a logic 1 state or Hi-Z.

The following options are used to disable outputs:

- Output turned off by I<sup>2</sup>C
- Output turned off by SD/OE pin
- Output unused, which means it is turned off regardless of OE pin status

### 10.7 SD/OE Pin Function

The SD/OE pin can be programmed as follows:

- OE output enable (low active)
- OE output enable (high active)
- Global shutdown (low active)
- Global shutdown (high active)

Output behavior when disabled is also programmable. The user can select the output driver behavior when it is off as follows:

- OUTx pin high, OUTxB pin low (controlled by SD/OE pin)
- OUTx/OUTxB Hi-Z (controlled by SD/OE pin)
- OUTx pin high, OUTxB pin low (configured through I<sup>2</sup>C)
- OUTx/OUTxB Hi-Z (configured by I<sup>2</sup>C)

The user can disable the output with either I<sup>2</sup>C or SD/OE pin. For more information, see the VersaClock 6E Programming Guide.

## 10.8 I<sup>2</sup>C Operation

The 5P49V6975A acts as a slave device on the I<sup>2</sup>C bus using one of the two I<sup>2</sup>C addresses (0xD0 or 0xD4) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations.

Address bytes (2 bytes) specify the register address of the byte position of the first register to write or read.

Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first).

Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.


For full electrical I<sup>2</sup>C compliance, use external pull-up resistors for SDATA and SCLK.

#### Figure 8. I<sup>2</sup>C R/W Sequence

Curr	ent Read																
S	Dev Addr + R	A	Data 0	А	Data 1	А	000	А	Data n	Abar	Р						
Seq	uential Read																
s	Dev Addr + W	A	Reg start Add	r A	Sr	Dev Ad	ldr + R	A	Data 0	Α	Data 1	A	000	А	Data n	Abar	Ρ
Sequ	uential Write																
s	Dev Addr + W	A	Reg start Add	r A	Da	ta O	A	Data 1	A 0	00	A Data	in	A P				
	from master from slave to			A = 3	repeate acknow r= none	ed start ledge acknow	ledge										

# **11. Typical Application Circuit**

#### Figure 9. Typical Application Circuit




### 11.1 Input – Driving the CLKIN

#### 11.1.1 Wiring the CLKIN Pin to Accept Single-Ended Inputs

CLKIN cannot take a signal larger than 1.2V pk-pk due to the 1.2V regulated input inside. However, since it is internally AC coupled it can accept both LVDS and LVPECL input signals.

Occasionally it may be desired to have CLKIN to take CMOS levels. The following example shows how this can be achieved. This configuration has three properties:

- 1. Total output impedance of Ro and Rs matches the  $50\Omega$  transmission line impedance
- 2. Vrx voltage is generated at the CLKIN, which maintains the LVCMOS driver voltage level across the transmission line for best S/N
- 3. R1–R2 voltage divider values ensure that Vrx p-p at CLKIN is less than the maximum value of 1.2V



#### Figure 10. Recommended Schematic for Driving CLKIN with LVCMOS Driver

Table 21 shows resistor values that ensure the maximum drive level for the CLKIN port is not exceeded for all combinations of 5% tolerance on the driver  $V_{DD}$ ,  $V_{DDO0}$  and 5% resistor tolerances. The values of the resistors can be adjusted to reduce the loading for slower and weaker LVCMOS driver by increasing the impedance of the R1–R2 divider. To better assist this assessment, the total load (R0+Rs+R1+R2) on the driver is included in the table.


Table 21. Nominal Voltage Divider Values for Overdriving CLKIN with Single-Ended Driver

LVCMOS Diver V <sub>DD</sub>	Ro + Rs	R1	R2	Vrx (peak)	Ro+Rs+R1+R2	
3.3	50.0	130	75	0.97	255	
2.5	50.0	100	100	1.00	250	
1.8	50.0	62	130	0.97	242	

#### 11.1.2 Driving CLKIN with Differential Clock

CLKIN/CLKINB will accept DC coupled HCSL/LVPECL/LVDS signals.

#### Figure 11. CLKIN, CLKINB Input Driven by an HCSL Driver




### 11.2 Output - Single-ended or Differential Clock Terminations

#### 11.2.1 LVDS Termination

For a general LVDS interface, the recommended value for the termination impedance (ZT) is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance (Zo) of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$ . Differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. The standard termination schematic as shown in figure *Standard Termination* or the termination of figure *Optional Termination* can be used, which uses a center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the IDT LVDS output.

If using a non-standard termination, it is recommended to contact IDT and confirm that the termination will function as intended. For example, the LVDS outputs cannot be AC coupled by placing capacitors between the LVDS outputs and the  $100\Omega$  shunt load. If AC coupling is required, the coupling caps must be placed between the  $100\Omega$  shunt termination and the receiver. In this manner the termination of the LVDS output remains DC coupled.


#### Figure 12. Standard and Optional Terminations




#### 11.2.2 LVPECL Termination

The clock layout topology shown below are typical terminations for LVPECL outputs. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. For VDDO = 2.5V, the VDDO – 2V is very close to ground level. The R3 in 2.5V LVPECL Output Termination can be eliminated and the termination is shown in 2.5V LVPECL Output Termination (2).







#### Figure 14. 3.3V LVPECL Output Termination (2)




#### Figure 15. 2.5V LVPECL Output Termination











#### 11.2.3 HCSL Termination

HCSL termination scheme applies to both 3.3V and 2.5V VDDO.







Figure 19. HCSL Source Terminated

#### 11.2.4 LVCMOS Termination

Each output pair can be configured as a standalone CMOS or dual-CMOS output driver. An example of CMOSD driver termination is shown in the following figure:

- CMOS1 Single CMOS active on OUTx pin
- CMOS2 Single CMOS active on OUTxB pin
- CMOSD Dual CMOS outputs active on both OUTx and OUTxB pins, 180 degrees out of phase
- CMOSX2 Dual CMOS outputs active on both OUTx and OUTxB pins, in-phase.

#### Figure 20. LVCMOS Termination



# 12. Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without notice or revision of this document.

<sup>© 2017</sup> Integrated Device Technology, Inc.

### 13. Marking Diagram

6975A	1. Line 1 is the truncated part number.
	2. "ddd" denotes the dash code.
ddd	3. "YWW" is the last digit of the year and week that the part was assembled.
YWW**\$	4. "**" denotes the sequential lot number.
	5. "\$" denotes the mark code.

# 14. Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
5P49V6975AdddNLGI	4 × 4 mm 24-VFQFPN	Tray	-40° to +85°C
5P49V6975AdddNLGI8	4 × 4 mm 24-VFQFPN	Tape and Reel	-40° to +85°C
5P49V6975A000NLGI	4 × 4 mm 24-VFQFPN	Tray	-40° to +85°C
5P49V6975A000NLGI8	4 × 4 mm 24-VFQFPN	Tape and Reel	-40° to +85°C

1. "ddd" denotes factory programmed configurations based on required settings. Please contact factory for factory programming.

2. "000" denotes un-programmed parts for user customization.

### **15. Revision History**

Revision Date	Description of Change
November 19, 2017	Initial release.



**Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 www.IDT.com

#### Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

#### **Tech Support**

www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.


IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit <u>www.idt.com/go/glossary</u>. All contents of this document are copyright of Integrated Device Technology, Inc. All rights reserved.



# LGA24L, Package Outline Drawing

4.0 x 4.0 x 1.55 mm Body, 0.50mm Pitch LTG24T1, PSC-4481-01, Rev 00, Page 1




© Integrated Device Technology, Inc.



# LGA24L, Package Outline Drawing

4.0 x 4.0 x 1.55 mm Body, 0.50mm Pitch LTG24T1, PSC-4481-01, Rev 00, Page 2



### RECOMMENDED LAND PATTERN

#### NOTES:

1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.

2. TOP DOWN VIEW AS VIEWED ON PCB

3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC

REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN

Package Revision History							
Date Created	Rev No. Description						
Aug 7,2017	Rev 00 Initial Release						