

Subscriber Line Interface Circuit PBL 38650/2, Version 2

Wireline Communications



Never stop thinking.

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEC®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, EasyPort™, FlexiSLIC™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® is a registered trademark of Microsoft Corporation, Linux® of Linus Torvalds, Visio® of Visio Corporation, and FrameMaker® of Adobe Systems Incorporated.

The information in this document is subject to change without notice.

#### Edition 2005-04-14

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany
© Infineon Technologies AG 2005.
All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain

# FlexiSLIC

**Revision History: 2005-04-14** Rev. 2.0

Previous Version: DS1

Page	Subjects (major changes since last revision)							
all	Package P-DSO-24-1 changed to P-/PG-DSO-24-8							
all	Package type abbreviation SOIC changed to PDSO							
all	Package P-LCC-28-2 changed to P-/PG-LCC-28-3							
all	Package P-SSOP-24-1 changed to P-/PG-SSOP-24-1							
Page 17	<b>Table 5</b> : Thermal resistance for 24-pin PDSO changed from 80.2 °C/W to 50.3 °C/W							
Page 27	Figure 9: SLIC/codec circuitry changed							
Page 28	<b>Table 6</b> : values of $R_{\rm R}$ , $R_{\rm T}$ , $R_{\rm RX}$ , $R_{\rm TX}$ , $R_{\rm B}$ changed, $R_{\rm FB}$ removed							
Page 33	Figure 11 changed							



Table of	f Contents	Page
1 1.1 1.2 1.3 1.4	Overview Features Typical Applications Description Block Diagram	8 9
2	Pin Configuration	11
<b>3</b> 3.1	Electrical Characteristics	
<b>4</b> 4.1 4.2	Application Schematic	28
5 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11	$\begin{array}{c} \textbf{Transmission} \\ \textbf{General} \\ \textbf{Two-Wire Impedance} \\ \textbf{Two-Wire to Four-Wire Gain} \\ \textbf{Four-Wire to Two-Wire Gain} \\ \textbf{Four-Wire to Four-Wire Gain} \\ \textbf{Hybrid Function} \\ \textbf{Longitudinal Impedance} \\ \textbf{Capacitors } C_{\texttt{TC}} \text{ and } C_{\texttt{RC}} \\ \textbf{AC - DC Separation Capacitor, } C_{\texttt{HP}} \\ \textbf{High-pass Transmit Filter} \\ \textbf{Capacitor } C_{\texttt{LP}} \\ \end{array}$	30 31 32 32 34 34 34
<b>6</b> 6.1 6.2 6.3	Battery Feed	36 40
<b>7</b> 7.1 7.2 7.3	Loop Monitoring Functions  Loop Current Detector  Ground Key Detector  Ring Trip Detector	41 41
8	Relay Driver	42
9 9.1 9.2 9.3 9.4 9.5	Control Inputs Open Circuit (C3, C2, C1 = 0, 0, 0) Ringing (C3, C2, C1 = 0, 0, 1) Active States Tip Open State Active Polarity Reversal State	42 43 43





Pag	јe
4	ŀ3
4	4
4	4
4	ŀ5 ŀ6
	4



List of Figure	es	Page
Figure 1	Block Diagram	10
Figure 2	Pin Configuration, 24L-PDSO, 24L-SSOP and 28L-PLCC (top view	) . 11
Figure 3	Overhead Level, $V_{TRO}$ , Two-Wire Port	25
Figure 4	Longit. to Metallic, $B_{LME}$ and Longit. to Four-Wire, $B_{LFE}$ Balance	25
Figure 5	Metallic to Longit., $B_{\rm MLE}$ and Four-Wire to Longit. Balance, $B_{\rm FLE}$	26
Figure 6	Overhead Level, $V_{TXO}$ , Four-Wire Transmit Port	26
Figure 7	Frequency Response, Insertion Loss, Gain Tracking	26
Figure 8	TIPX Voltage	26
Figure 9	Application Example of PBL 38650/2 with SICOFI®4 Codec	27
Figure 10	Simplified AC Model of PBL 38650/2	30
Figure 11	Hybrid Function	33
Figure 12	Codec Receive Interface	37
Figure 13	Battery Feed Characteristics	38
Figure 14	Programmable Overhead Voltage (POV). $R_L$ = 600 $\Omega$ or Infinite	40
Figure 15	P-/PG-SSOP-24-1 (Plastic Shrink Small Outline Package)	45
Figure 16	P-/PG-DSO-24-8 (Plastic Dual Small Outline Package)	46
Figure 17	P-/PG-LCC-28-3 (Plastic Leaded Chip Carrier Package)	47



List of Tables			
Table 1	Pin Definition and Functions	11	
Table 2	SLIC Operating States	14	
Table 3	Absolute Maximum Ratings	15	
Table 4	Operating Range	16	
Table 5	Characteristics	17	
Table 6	Resistors	28	
Table 7	Capacitors	28	
Table 8	Diodes		
Table 9	Feeding Setup	35	
Table 10	Battery Overhead	36	
Table 11	Internal Bias Current of RSN		



# FlexiSLIC Subscriber Line Interface Circuit

#### PBL 38650/2

#### Version 2


#### 1 Overview

#### 1.1 Features

- 24-pin SSOP package
- Programmable two-wire signal headroom for 2.2  $V_{\rm rms}$  metering.
- High and low battery with automatic switching
- Selectable transmit gain (0.5x or 0.25x)
- 70 mW on-hook power dissipation in active state
- On-hook transmission
- Long loop battery feed tracks Vbat for maximum line voltage
- No power-up sequence
- 43 V open loop voltage @ -48 V battery feed
- Close tolerance current feeding
- Constant loop voltage for line leakage < 5 mA</li>
   (RLeak ~ > 10 kΩ @ -48 V)
- Full longitudinal current capability during on-hook state
- Longitudinal balance > 60 dB
- Analog overtemperature protection permits transmission while the protection circuits is active
- Line voltage measurement
- Polarity reversal
- Ground key detector
- Tip open state with ring ground detector







Туре	Package
PBL 38650/2 SH	P-/PG-SSOP-24-1
PBL 38650/2 SO	P-/PG-DSO-24-8
PBL 38650/2 QN	P-/PG-LCC-28-3

Data Sheet 8 Rev. 2.0, 2005-04-14



Overview

### 1.2 Typical Applications

- Basic functionality Central Office Line card
- Private branch exchange (PABX)
- Digital added mainline (DAML)

### 1.3 Description

The PBL 38650/2 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar integrated circuit for use in PBX, Terminal adapters and other telecommunications equipment. The PBL 38650/2 SLIC has been optimized for low total line interface cost and for a high degree of flexibility in different applications.

The PBL 38650/2 SLIC emulates resistive loop feed, programmable between 2x50  $\Omega$  and 2x900  $\Omega$ , with short loop current limiting adjustable to maximum 45 mA. In the current limited region the loop feed is nearly constant current with a slight slope corresponding to 2x30 k $\Omega$ .

A second lower battery voltage may be connected to the device to reduce short loop power dissipation. The SLIC automatically switches between the two battery supply voltages without need for external components or external control.

The SLIC incorporates loop current, ground key and ring-trip detection functions. The PBL 38650/2 is compatible with both loop and ground start signalling.

Two- to four-wire and four- to two-wire voice frequency (VF) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter, for example SiCoFi PEB 2466. The programmable two-wire impedance, complex or real, is set by a simple external network.

Longitudinal voltages are suppressed by a feedback loop in the SLIC and the longitudinal balance specifications meet Bellcore TR909 requirements.

The PBL 38650/2 SLIC package options are 24-pin SSOP, 24-pin PDSO or 28-pin PLCC.



Overview

# 1.4 Block Diagram




Figure 1 Block Diagram




Figure 2 Pin Configuration, 24L-PDSO, 24L-SSOP and 28L-PLCC (top view)

Table 1 Pin Definition and Functions

PDSO SSOP Pin No.	PLCC Pin No.	Name	Pin Type	Function
1	1	PTG	_	Programmable transmit gain. Left open transmit gain = -6.02 dB, connected to AGND transmit gain = -12.04 dB.
2	2	RRLY	0	Ring relay driver output. The relay coil may be connected to maximum +14 V.
3	3	HP	_	Connection for high pass filter capacitor, $C_{HP}$ . Other end of $C_{HP}$ connects to TIPX.



Table 1 Pin Definition and Functions (cont'd)

PDSO SSOP Pin No.	PLCC Pin No.	Name	Pin Type	Function		
4	5	RINGX	_	The RINGX pin connects to the ring lead of the two-wire interface via over voltage protection components and ring relay (and optional test relay).		
5	6	BGND	_	Battery ground, should be tied together with AGND.		
6	7	TIPX	_	The TIPX pin connects to the tip lead of the two-wire interface via over voltage protection components and ring relay (and optional test relay).		
7	8	$V_{BAT}$	-	Battery supply voltage. Negative with respect to GND.		
8	9	$V_{BAT2}$	_	An optional second (2) Battery Voltage connects to this pin via an external diode.		
9	10	PSG	_	Programmable saturation guard. The resistive part of the DC feed characteristics is programmed by a resistor connected from this pin to $V_{\rm BAT}$ .		
10	12	LP	_	Connection for low pass filter capacitor, $\mathbf{C}_{LP}$ . Other end of $\mathbf{C}_{LP}$ connects to $V_{BAT}$ .		
11	13	DT	I	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hook condition. The external ring trip network connects to this input.		
12	14	DR	I	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hool condition. The external ring trip network connects to this input.		
13	15	C3	1	C1, C2, C3 are digital inputs (positive logic,		
14	16	C2	1	internal pull-up), which control the SLIC operating states. Refer to <b>Table 2</b> for details.		
15	17	C1	I	operating states. Neich to Table 2 for details.		



Table 1 Pin Definition and Functions (cont'd)

PDSO SSOP Pin No.	PLCC Pin No.	Name	Pin Type	Function
16	18	DET	0	Detector output. Active low when indicating loop or ring-trip detection, active high when indicating ground key detection.
17	20	$V_{\sf CC}$	_	+5 V power supply.
18	21	PLD	_	Programmable loop detector threshold. The loop detection threshold os programmed by a resistor connected from this pin to AGND.
19	22	POV	-	Programmable overhead voltage. If pin is left open: The overhead voltage is internally set to min 2.7 V in off- hook and min 1.1 V in onhook. If a resistor is connected between this pin and AGND: The overhead voltage can be set to higher values.
20	23	PLC	_	Programmable line current, the constant current part of the DC feed characteristic is programmed by a resistor connected from this pin to AGND.
21	24	REF	-	A reference, 49.9 k $\Omega$ , resistor should be connected from this pin to AGND.
22	26	RSN	_	Receive summing node. 200 times the AC current flowing into this pin equals the metallic (transversal) AC current flowing from RINGX to TIPX. Programming networks for two-wire impedance and receive gain connect to the receive node. A resistor should be connected from this pin to AGND.
23	27	AGND	_	Analog ground, should be tied together with BGND.



 Table 1
 Pin Definition and Functions (cont'd)

PDSO SSOP Pin No.	PLCC Pin No.	Name	Pin Type	Function
24	28	VTX	0	Transmit vf output. The AC voltage difference between TIPX and RINGX, the AC metallic voltage, is reproduced as an unbalanced GND referenced signal at VTX with a gain of 0.5 (or 0.25, see pin PTG). The two-wire impedance programming network connects between VTX and RSN.
-	4, 11,19, 25	NC	_	Not Connected.

 Table 2
 SLIC Operating States

State	C3	C2	C1	SLIC Operating State	Active Detector (DET Response)		
0	0	0	0	Open circuit	No active detector (DET is set high)		
1	0	0	1	Ringing	Ring-trip detector (DET active low)		
2	0	1	0	Active	Loop detector (DET active low)		
3	0	1	1	Active	Line voltage measurement <sup>1)</sup>		
4	1	0	0	Tip open	Loop detector (DET active low)		
5	1	0	1	Active	Ground key detector (DET active high)		
6	1	1	0	Active reverse	Loop detector (DET active low)		
7	1	1	1	Active reverse	Ground key detector (DET active high)		

<sup>1)</sup> Previous state must be active - loop or ground key detector.



 Table 3
 Absolute Maximum Ratings

Parameter	Symbol	Values			Unit	Note/Test
		Min.	Тур.	Max.	1	Condition
Temperature, Humidity					•	
Storage temperature range	$T_{Stg}$	-55	_	150	°C	_
Operating temperature range	$T_{Amb}$	-40	_	110	°C	_
Operating junction temperature range <sup>1)</sup>	$T_{J}$	-40	_	140	°C	_
Power Supply (0 °C $\leq T_{Amb}$ $\leq$	≤ +70 °C)		<b>-</b>	1		1
$\overline{V_{\rm CC}}$ with respect to A/BGND	$V_{\sf CC}$	-0.4	_	6.5	V	_
$\overline{V_{\mathrm{BAT2}}}$ with respect to A/BGND	$V_{BAT2}$	$V_{BAT}$	_	0.4	V	_
$\overline{V_{\mathrm{BAT}}}$ with respect to A/BGND, continuous	$V_{BAT}$	-75	_	0.4	V	_
$V_{\mathrm{BAT}}$ with respect to A/BGND, 10 ms	$V_{BAT}$	-80	_	0.4	V	_
Power Dissipation	1		<b>-</b>	1		1
Continuous power dissipation	$P_{D}$	_	_	1.5	W	<i>T</i> <sub>Amb</sub> ≤ +70 °C
Ground	1		<b>-</b>	1		1
Voltage between AGND and BGND	$V_{G}$	-0.3	_	0.3	V	_
Relay Driver	1		<b>.</b>	- 1		1
Ring relay supply voltage	_	_	_	BGND +14	V	_
Ring Trip Comparator					•	
Input voltage	$V_{DT}$ , $V_{DR}$	$V_{BAT}$	_	AGND	V	_
Input current	$I_{DT}$ , $I_{DR}$	-5	-	5	mA	_
Digital Inputs, Outputs (C1,	C2, C3, E	PET)				
Input voltage	$V_{ID}$	-0.4	_	$V_{\sf CC}$	V	_
Output voltage	$V_{OD}$	-0.4	_	$V_{CC}$	V	_



 Table 3
 Absolute Maximum Ratings (cont'd)

Parameter	Symbol		Values	3	Unit	Note/Test
		Min.	Тур.	Max.		Condition
TIPX and RINGX Terminals	$c$ (0 °C $\leq T_{P}$	. <sub>mb</sub> ≤ +70	0 °С, <i>V</i> <sub>ва</sub>	<sub>T</sub> = -50 V	<u>')</u>	
TIPX or RINGX current	$I_{TIPX}, \ I_{RINGX}$	-100	_	100	mA	_
TIPX or RINGX voltage, continuous (referenced to AGND) <sup>2)</sup>	$V_{TA}, V_{RA}$	-80	_	2	V	_
TIPX or RINGX <sup>2)</sup>	$V_{TA},V_{RA}$		_	5	V	pulse < 10 ms, t <sub>Rep</sub> > 10 s
TIPX or RINGX <sup>2)</sup>	$V_{TA}, V_{RA}$		_	10	V	pulse < 1 $\mu$ s, $t_{Rep}$ > 10 s
TIP or RING <sup>2)3)</sup>	$V_{TA},V_{RA}$	V <sub>BAT</sub> - 35	-	15	V	pulse < 250 ns, t <sub>Rep</sub> > 10 s

<sup>1)</sup> The circuit includes thermal protection. Operation above max. junction temperature may degrade device reliability.

Attention: Stresses above those values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Table 4 Operating Range

Parameter	Symbol	Values		Unit	Note/Test	
		Min.	Тур.	Max.		Condition
Ambient temperature	$T_{Amb}$	0	_	70	°C	_
$\overline{V_{\rm CC}}$ with respect to AGND	$V_{\sf CC}$	4.75	_	5.25	V	_
$\overline{V_{\mathrm{BAT}}}$ with respect to AGND	$V_{BAT}$	-65	_	-8	V	_
AGND with respect to BGND	$V_{G}$	-100	_	100	mV	_

Data Sheet 16 Rev. 2.0, 2005-04-14

<sup>2)</sup> With the diodes  $D_{VB}$  and  $D_{VB2}$  included, see Figure 9.

<sup>3)</sup>  $R_{\rm F1}$  and  $R_{\rm F2}$  > 20  $\Omega$  is also required. Pulse is supplied to RING and TIP outside  $R_{\rm F1}$  and  $R_{\rm F2}$ .



#### 3.1 Characterictics

The specification is made with following setup: 0 °C  $\leq$   $T_{\rm Amb}$   $\leq$  +70 °C, PTG = open (see pin description),  $V_{\rm CC}$  = +5 V  $\pm$  5%,  $V_{\rm BAT}$  = -58 V to -40 V,  $V_{\rm BAT2}$  = -32 V,  $R_{\rm LC}$  = 32.4 k $\Omega$ ,  $I_{\rm L}$  = 27 mA,  $R_{\rm L}$  = 600  $\Omega$ ,  $R_{\rm F1}$  =  $R_{\rm F2}$  = 0,  $R_{\rm REF}$  = 49.9 k $\Omega$ ,  $C_{\rm HP}$  = 47 nF,  $C_{\rm LP}$  = 0.15  $\mu$ F,  $R_{\rm T}$  = 60 k $\Omega$ ,  $R_{\rm SG}$  = 0 k $\Omega$ ,  $R_{\rm RX}$  = 60 k $\Omega$ ,  $R_{\rm R}$  = 11 k $\Omega$  unless otherwise specified,  $R_{\rm OV}$  = infinite. Current definition: current is positive if flowing into a pin unless stated otherwise.

Table 5 Characteristics

Parameter	Symbol		Values	6	Unit	Note/Test
		Min.	Тур.	Max.		Condition
Two-Wire Port	1	ı			1	
Overhead level <sup>1)</sup> ,	$V_{TRO}$	2.7	_	_	$V_{Peak}$	I <sub>LDC</sub> > 18 mA
Active, 1% THD		1.1	_	_	$V_{Peak}$	On-Hook,
R <sub>OV</sub> = infinite 0.2 kHz < f < 3.4 kHz see <b>Figure 3</b>						$I_{\rm LDC} \le 5 \text{ mA}$
Overload level, metering	_	_	-	5.0	$V_{Peak}$	f ≤ 16 kHz, $Z_{LAC}$ = 200 Ω, Adjusted by $R_{OV}$
Input impedance <sup>2)</sup>	$Z_{TRX}$	_	Z <sub>T</sub> / 200	_	Ω	-
Longitudinal impedance	$Z_{LOT},$ $Z_{LOR}$	_	20	35	Ω/wire	0 < f < 100 Hz
Longitudinal current limit	$I_{LOT}, \ I_{LOR}$	18	_	_	mA <sub>rms</sub> / wire	Active
Longitudinal to metallic balance (IEEE standard	$B_{LM}$	55	_	_	dB	0.2 kHz ≤ <i>f</i> ≤ 1.0 kHz
455-1985), $Z_{TRX}$ = 736 $\Omega$ Normal polarity		55	-	-	dB	1.0 kHz ≤ <i>f</i> ≤ 3.4 kHz
Reverse polarity		55	_	_	dB	0.2 kHz ≤ <i>f</i> ≤ 3.4 kHz



Table 5Characteristics (cont'd)

Parameter	Symbol		Values	S	Unit	Note/Test
		Min.	Тур.	Max.		Condition
Longitudinal to metallic balance $B_{\text{LME}} = 20 \times \log E_{\text{LO}}/V_{\text{TR}} $ ,	$B_{LME}$	55	_	-	dB	0.2 kHz ≤ <i>f</i> ≤ 1.0 kHz
see Figure 4 Normal polarity		55	_	-	dB	1.0 kHz ≤ <i>f</i> ≤ 3.4 kHz
Reverse polarity		55	_	-	dB	0.2 kHz ≤ <i>f</i> ≤ 3.4 kHz
Longitudinal to four-wire balance	$B_{LFE}$	61	75	_	dB	0.2 kHz ≤ <i>f</i> ≤ 1.0 kHz
$B_{\rm LFE} = 20 \times \log  E_{\rm LO}/V_{\rm TX} ,$ see <b>Figure 4</b> Normal polarity		61	70	-	dB	1.0 kHz ≤ <i>f</i> ≤ 3.4 kHz
Reverse polarity		61	68		dB	0.2 kHz ≤ f ≤ 3.4 kHz
Metallic to longitudinal balance $B_{\rm MLE} = 20 \times \log  V_{\rm TR}/V_{\rm LO} ,$ $E_{\rm RX} = 0$ V, see Figure 5	$B_{MLE}$	40	50	_	dB	0.2 kHz < <i>f</i> < 3.4 kHz
Four-wire to longitudinal balance $B_{\text{FLE}} = 20 \times \log E_{\text{RX}}/V_{\text{LO}} $ , see <b>Figure 5</b>	$B_{FLE}$	40	50	-	dB	0.2 kHz < <i>f</i> < 3.4 kHz
Two-wire return loss <sup>3)</sup> $ Z_{TRX} + Z_L $	r	27	35	_	dB	0.2 kHz < <i>f</i> < 1.0 kHz
$r = 20 \times \log \frac{ Z_{TRX} + Z_L }{ Z_{TRX} - Z_L }$		20	22	_	dB	1.0 kHz < <i>f</i> < 3.4 kHz
TIPX idle voltage	$V_{TI}$	_	-1.3	_	V	Active, $I_L < 5 \text{ mA}$



Table 5Characteristics (cont'd)

Parameter	Symbol		Values	;	Unit	Note/Test Condition
		Min.	Тур.	Max.		
RINGX idle voltage	$V_{RI}$	_	V <sub>BAT</sub> + 3.0	_	V	Active, $I_L < 5 \text{ mA}$
		_	V <sub>BAT</sub> + 3.0	_	V	Tip open, $I_{\rm L}$ < 5 mA
Open loop voltage	$V_{TR}$	_	V <sub>BAT</sub> + 4.3	_	V	Active, $I_L$ < 5 mA
Four-Wire Transmit Por	t (VTX)	•	-	•		
Overhead level <sup>4)</sup> ,	$V_{TXO}$	1.35	_	_	$V_{Peak}$	I <sub>L</sub> > 18 mA
Load imp. > 20 k $\Omega$ 1% THD see <b>Figure 6</b>		0.55	_	_	$V_{Peak}$	On-Hook, I <sub>L</sub> ≤ 5 mA
Output offset voltage	$\Delta V_{\sf TX}$	-100	_	100	mV	_
Output impedance	$Z_{TX}$	_	15	50	Ω	0.2 kHz < f < 3.4 kHz
Four-Wire Receive Port	(receive s	ummin	g node =	RSN)		
RSN DC voltage	$V_{RSNdc}$	1.15	1.25	1.35	V	$I_{\rm RSN}$ = -155 $\mu {\rm A}$
RSN impedance		_	8	20	Ω	0.2 kHz < <i>f</i> < 3.4 kHz
RSN current ( $I_{RSN}$ ) to metallic loop current ( $I_{L}$ ) gain	$\alpha_{RSN}$	_	200	-	ratio	0.3 kHz < <i>f</i> < 3.4 kHz
Frequency Response						
Two-wire to four-wire, relative to 0 dBm,	g <sub>2-4</sub>	-0.20	_	0.10	dB	0.3 kHz < <i>f</i> < 3.4 kHz
1.0 kHz, $E_{RX}$ = 0 V, see Figure 7		-1.0	_	0.1	dB	f = 8 kHz, 12 kHz, 16 kHz
Four-wire to two-wire, relative to 0 dBm,	g <sub>4-2</sub>	-0.2	_	0.1	dB	0.3 kHz < <i>f</i> < 3.4 kHz
1.0 kHz, $E_L$ = 0 V, see		-1.0	_	0	dB	f = 8 kHz, 12 kHz
Figure 7		-2.0	_	0	dB	f = 16 kHz



Table 5Characteristics (cont'd)

Parameter	Symbol		Values		Unit	Note/Test
		Min.	Тур.	Max.		Condition
Four-wire to four-wire, relative to 0 dBm, 1.0 kHz, $E_L = 0 \text{ V}$ , see <b>Figure 7</b>	94-4	-0.2	-	0.1	dB	0.3 kHz < f < 3.4 kHz
Insertion Loss						
Two-wire to four-wire <sup>5)</sup> , $G_{2-4} = 20 \times \log V_{TX}/V_{TR} $	G <sub>2-4</sub>	-6.22	-6.02	-5.82	dB	PTG = Open see Figure 7
0 dBm, 1.0 kHz $E_{RX}$ = 0 V		-12.24	-12.04	-11.84	dB	PTG = AGND
Four-wire to two-wire <sup>6)</sup> , $G_{4-2} = 20 \times \log  V_{TR}/V_{RX} $ , $E_L = 0$ V, see <b>Figure 7</b>	G <sub>4-2</sub>	-0.2	_	0.2	dB	0 dBm, 1.0 kHz
Gain Tracking						
Two-wire to four-wire <sup>7)</sup> , Ref10 dBm, 1.0 kHz,	_	-0.1	_	0.1	dB	-40 dBm to +3 dBm
see Figure 7		-0.2	_	0.2	dB	-55 dBm to -40 dBm
Four-wire to two-wire, Ref10 dBm, 1.0 kHz,	_	-0.1	_	0.1	dB	-40 dBm to +3 dBm
see Figure 7		-0.2	_	0.2	dB	-55 dBm to -40 dBm
Noise						•
Idle channel noise at two-wire port <sup>8)</sup> (TIPX-	_	_	_	12	dBrnC	C-message weighting, 2-wire
RINGX) or four-wire (VTX) output		_	_	-78	dBmp	Psophometrical weighting, 2-wire
		_	_	6	dBrnC	C-message weighting4-wire
		_	_	-84	dBmp	Psophometrical weighting, 4-wire



Table 5Characteristics (cont'd)

Parameter	Symbol		Values	S	Unit	Note/Test Condition
		Min.	Тур.	Max.		
<b>Harmonic Distortion</b>	<u> </u>	ı	l	1		
Two-wire to four-wire, see Figure 7		_	-67	-50	dB	0 dBm 0.3 kHz < f <
Four-wire to two-wire		_	-67	-50	dB	3.4 kHz
<b>Battery Feed Character</b>	istics					
Loop current in the current limited region, reference A, B & C see Figure 13	$I_{L}$	0.92 × I <sub>L</sub>	$I_{L}$	1.08 × I <sub>L</sub>	mA	18 mA ≤ I <sub>L</sub> ≤ 45 mA
Tip open state TIPX current see Figure 8	$I_{Leak}$	_	_	-150	μА	S = closed; R = $7 \text{ k}\Omega^{9)}$
Tip open state RINGX current	$I_{LRTo}$	_	$I_{L}$	_	mA	$R_{\rm LRTo} = 0 \ \Omega,$ $V_{\rm Bat} = -48 \ {\rm V}$
see Figure 8		_	17	_	mA	$R_{\rm LRTo}$ = 2.5 k $\Omega$ , $V_{\rm Bat}$ = -48 V
Tip open state RINGX voltage see Figure 8	$V_{RTo}$	_	V <sub>Bat</sub> +6	_	V	$I_{LRTo}$ < 23 mA
Tip voltage (ground start) see Figure 8	_	-4	-2.2	-	V	Active state, Tip lead open (S open), Ring lead to ground through 150 Ω
Tip voltage (ground start) see Figure 8	_	-6	-2.4	-	V	Active state, Tip lead to -48 V through 7 k $\Omega$ (S closed), Ring lead to ground through 150 $\Omega$
Open circuit loop current	$I_{LOC}$	-100	0	100	μΑ	$R_{\rm L}$ = 0 $\Omega$



Table 5Characteristics (cont'd)

Parameter	Symbol		Values	5	Unit	Note/Test Condition
		Min.	Тур.	Max.		
Loop Detector				•		
Programmable threshold,	$I_{LTh}$	$0.85 \times I_{LTh}$	$I_{LTh}$	1.15 × I <sub>LTh</sub>	mA	$I_{LTh} = 500/R_{LD}$ $R_{LD}$ in k $\Omega$ , $7 \text{ mA} \le I_{LTh}$
Tip open state	_	$0.85 \times I_{LTh}$	$I_{LTh}$	$1.15 \times I_{LTh}$	mA	$I_{\rm LTh} = 500/R_{\rm LD}$
<b>Ground Key Detector</b>						
Ground key detector threshold	_	10	16	22	mA	(I <sub>LTIPX</sub> and I <sub>LRINGX</sub> current difference to trigger ground key detector)
Line Voltage Measurem	ent					
Pulse width <sup>10)</sup>	$t_{LVM}$	_	5.5	_	μs/V	
Ringing Trip Comparato	or					
Offset voltage	$\Delta V_{DTDR}$	-20	0	20	mV	Source resistance, $R_S = 0 \Omega$
Input bias current	$I_{B}$	-200	-20	200	nA	$I_{\rm B}=(I_{\rm DT}+I_{\rm DR})/2$
Input common mode range	$V_{DT,} V_{DR}$	V <sub>BAT</sub> +1	_	-1	V	
Ring Relay Driver				II.		1
Saturation voltage	$V_{OL}$	_	0.2	0.5	V	$I_{\rm OL}$ = 50 mA
Off state leakage current	$I_{LK}$	_	_	10	μΑ	V <sub>OH</sub> = 12 V
Digital Inputs (C1, C2, C	3)					
Input low voltage	$V_{IL}$	0	_	0.5	٧	_
Input high voltage	$V_{IH}$	2.5	_	$V_{CC}$	V	_
Input low current	$I_{IL}$	_	_	-50	μΑ	V <sub>IL</sub> = 0.5 V
Input high current	$I_{IH}$	_	_	50	μΑ	V <sub>IH</sub> = 2.5 V
<b>Detector Output (DET)</b>						
Output low voltage	$V_{OL}$	_	_	0.7	V	$I_{\rm OL}$ = 0.5 mA



Table 5Characteristics (cont'd)

Parameter	Symbol		Values	<b>3</b>	Unit	Note/Test Condition
		Min.	Тур.	Max.		
Internal pull-up resistor to $V_{\rm CC}$		_	15	_	kΩ	_
$ \overline{ \textbf{Power Dissipation} \left( V_{\text{BAT}} \right. } $	-48 V, V <sub>B</sub>	<sub>AT2</sub> = -3	2 V)			
Power Dissipation	$P_1$	_	10	15	mW	Open circuit (C1, C2, C3 = 0)
Power Dissipation	$P_2$	_	70	85	mW	Active (On-hook) Long current = 0 mA
Power Dissipation	$P_3$	_	730	-	mW	Active (Off-hook) $R_{\rm L}$ = 300 $\Omega$
Power Dissipation	$P_4$	_	360	_	mW	Active (Off-hook) $R_{\rm L}$ = 800 $\Omega$
<b>Power Supply Currents</b>	$(V_{BAT} = -4$	l8 V)				
V <sub>CC</sub> current	$I_{\rm CC}$	_	1.2	2.0	mA	Open circuit (C1, C2, C3 = 0)
$V_{BAT}$ current	$I_{BAT}$	-0.1	-0.05	_	mA	Open circuit (C1, C2, C3 = 0)
V <sub>CC</sub> current	$I_{CC}$	_	2.8	4.0	mA	Active, On-hook, Long current = 0 mA
$V_{BAT}$ current	$I_{BAT}$	-1.5	-1.0	_	mA	Active, On-hook, Long current = 0 mA
Power Supply Rejection	Ratios					•
$V_{\rm CC}$ to 2- or 4-wire port		30	42	_	dB	Active, $f = 1 \text{ kHz}$ , $V_n = 100 \text{ mV}$
$V_{\rm BAT2}$ to 2- or 4-wire port		40	60	_	dB	Active, $f = 1 \text{ kHz}$ , $V_n = 100 \text{ mV}$
$V_{\rm BAT}$ to 2- or 4-wire port		36	45	_	dB	Active, $f = 1 \text{ kHz}$ , $V_n = 100 \text{ mV}$
Temperature Guard					•	
Junction threshold temperature	$T_{JG}$	_	145	_	°C	



Table 5 Characteristics (cont'd)

Parameter	Symbol		Values	5	Unit	Note/Test
		Min.	Тур.	Max.		Condition
Thermal Resistance	•	•	•	•		
24-pin SSOP	$R_{th, jp}$	_	55	_	°C/W	_
	R <sub>th, jA</sub>	-	66.9	_	°C/W	P-/PG-SSOP- 24-1, 4-layer PCB; Junction to ambient thermal resistance in JEDEC still air chamber
24-pin PDSO	$R_{th, jp}$	_	43	_	°C/W	_
	R <sub>th, jA</sub>	_	50.3	_	°C/W	P-/PG-DSO-24- 8, 4-layer PCB; Junction to ambient thermal resistance in JEDEC still air chamber
28-pin PLCC	$R_{th, jp}$	_	39	_	°C/W	_
	R <sub>th, jA</sub>	_	50.4	_	°C/W	P-/PG-LCC-28-3, 4-layer PCB; Junction to ambient thermal resistance in JEDEC still air chamber

<sup>1)</sup> The overhead level can be adjusted with the resistor R<sub>OV</sub> for higher levels, for example min 3.1 V<sub>Peak</sub>, and is specified at the two-wire port with the signal source at the four-wire receive port.

<sup>2)</sup> The two-wire impedance is programmable by selection of external component values according to:

 $Z_{\text{TRX}}$  =  $Z_{\text{T}}/(|\mathsf{G}_{\text{2-4S}}\times\alpha_{\text{RSN}}|)$  where:

 $Z_{\text{TRX}}$  = impedance between the TIPX and RINGX terminals

 $Z_T$  = programming network between the VTX and RSN terminals

 $G_{2-4S}$  = transmit gain, nominally = 0.5 (or 0.25, see pin PTG)

 $<sup>\</sup>alpha_{RSN}$  = receive current gain, nominally 200 (current defined as positive flowing into the receive summing node, RSN, and when flowing from ring to tip).



- 3) Higher return loss values can be achieved by adding a reactive component to  $R_T$ , the two-wire terminating impedance programming resistance, for example by dividing  $R_T$  into two equal halves and connecting a capacitor from the common point to ground.
- 4) The overhead level can be adjusted with the resistor  $R_{OV}$  for higher levels, for example min 1.6  $V_{Peak}$ , and is specified at the four-wire transmit port, (VTX) with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is  $G_{2-4S} = 0.5$  (or 0.25, see pin PTG).
- 5) Pin PTG = Open sets transmit gain to nom. -6.02 dB. Pin PTG = AGND sets transmit gain to nom. -12.04 dB Secondary protection resistor  $R_F$  (see Figure 9) impacts the insertion loss as explained in Chapter 5. The specified insertion loss is valid for  $R_F = 0$ .
- 6) The specified insertion loss tolerance does not include errors caused by external components.
- 7) The level is specified at the two-wire port.
- 8) The two-wire idle noise is specified with the port terminated in 600  $\Omega$  ( $R_{\rm L}$ ), and with the four-wire receive port grounded ( $E_{\rm RX}$  = 0; see **Figure 7**). The four-wire idle noise at  $V_{\rm TX}$  is specified with the two-wire port terminated in 600  $\Omega$  ( $R_{\rm L}$ ). The noise specification is referenced to a 600  $\Omega$  programmed two-wire impedance level at  $V_{\rm TX}$ . The four-wire receive port is grounded ( $E_{\rm RX}$  = 0).
- 9) If  $|V_{\text{Bat}} + 2 \text{ V}| \le |V_{\text{BExt}}|$ , where  $V_{\text{Bat}}$  is the voltage at VBAT, the current  $I_{\text{Leak}}$  is limited to ~ 5 mA,
- 10)Previous state must be active loop or ground key detector.




Figure 3 Overhead Level,  $V_{TRO}$ , Two-Wire Port

$$1/\omega C \ll R_{\rm I}$$
,  $R_{\rm I}$  = 600  $\Omega$ ,  $R_{\rm T}$  = 60 k $\Omega$ ,  $R_{\rm RX}$  = 60 k $\Omega$ 




Figure 4 Longit. to Metallic,  $B_{\mathsf{LME}}$  and Longit. to Four-Wire,  $B_{\mathsf{LFE}}$  Balance

$$1/\omega C << 150~\Omega,~R_{\rm LT} = R_{\rm LR} = R_{\rm L}~/2 = 300~\Omega,~R_{\rm T} = 60~{\rm k}\Omega,~R_{\rm RX} = 60~{\rm k}\Omega$$






Figure 5 Metallic to Longit.,  $B_{\mathsf{MLE}}$  and Four-Wire to Longit. Balance,  $B_{\mathsf{FLE}}$ 

 $1/\omega C <<$  150  $\Omega$ ,  $R_{\rm LT}$  =  $R_{\rm LR}$  =  $R_{\rm L}$  /2 = 300  $\Omega$ ,  $R_{\rm T}$  = 60 k $\Omega$ ,  $R_{\rm RX}$  = 60 k $\Omega$ 




Figure 6 Overhead Level,  $V_{\mathsf{TXO}}$ , Four-Wire Transmit Port

 $1/\omega C << R_{\rm L}, R_{\rm L}$  = 600  $\Omega, R_{\rm T}$  = 60 k $\Omega, R_{\rm RX}$  = 60 k $\Omega$ 




Figure 7 Frequency Response, Insertion Loss, Gain Tracking

 $1/\omega C << R_{\rm L},\, R_{\rm L}$  = 600  $\Omega,\, R_{\rm T}$  = 60 k $\Omega,\, R_{\rm RX}$  = 60 k $\Omega$ 




Figure 8 TIPX Voltage

Data Sheet 26 Rev. 2.0, 2005-04-14



# **Application Schematic**

# 4 Application Schematic




Figure 9 Application Example of PBL 38650/2 with SICOFI®4 Codec



# **Application Schematic**

# 4.1 Recommended Components

Table 6 Resistors

Resistor	Value	Tolerance	Specification
$\overline{R_{SG}}$	0 Ω	_	1/10 W
$\overline{R_{LD}}$	49.9 kΩ	1%	1/10 W
$\overline{R_{OV}}$	User programmable	_	-
$\overline{R_{LC}}$	32.4 kΩ	1%	1/10 W
$R_{REF}$	49.9 kΩ	1%	1/10 W
$\overline{R_{R}}$	22.7 kΩ	1%	1/10 W
$\overline{R_{T}}$	51 kΩ	1%	1/10 W
$\overline{R_{RX}}$	51 kΩ	1%	1/10 W
$\overline{R_{TX}}$	3.6 kΩ	1%	1/10 W
$\overline{R_{B}}$	6.2 kΩ	1%	1/10 W
$\overline{R_1}$	604 kΩ	1%	1/10 W
$\overline{R_2}$	604 kΩ	1%	1/10 W
$\overline{R_3}$	249 kΩ	1%	1/10 W
$\overline{R_4}$	280 kΩ	1%	1/10 W
$\overline{R_{RT}}$	330 Ω	5%	2 W
$\overline{R_{\text{F1}}, R_{\text{F2}}}$	Line resistor, 40 Ω	1%	_

Table 7 Capacitors

Capacitor	Value	Tolerance	Specification
$\overline{C_{VB}}$	100 nF	10%	100 V
$C_{\text{VB2}}$ $C_{\text{TC}}$ $C_{\text{RC}}$	150 nF	10%	100 V
$\overline{C_{TC}}$	2.2 nF	10%	100 V
$\overline{C_{RC}}$	2.2 nF	10%	100 V
$C_{HP}$	47 nF	10%	100 V
$\overline{C_{VCC}}$	100 nF	10%	10 V
$\overline{C_{LP}}$	150 nF	10%	100 V
$C_{\text{VCC}}$ $C_{\text{LP}}$ $C_{\text{TX}}$ $C_{\text{GG}}$	68 nF	10%	10 V
$\overline{C_{GG}}$	220 nF	10%	100 V



#### **Application Schematic**

Table 7	Capacitors	(cont'd)
---------	------------	----------

Capacitor	Value	Tolerance	Specification
$\overline{C_1}$	330 nF	10%	63 V
$\overline{C_2}$	330 nF	10%	63 V

#### Table 8 Diodes

Diode	Value	Tolerance	Specification
$D_{VB}$	1N4448		
$\overline{D_{VB2}}$	1N4448		
$\overline{D_{BB}}$	1N4448		
$D_{HP}$	1N4448 <sup>1)</sup>		

<sup>1)</sup> It is required to connect  $D_{HP}$  between terminals HP and ground if  $C_{HP} > 47 \text{ nF}$ 

#### **OVP**

Secondary protection (Bournes TISP PBL2). The ground terminals of the secondary protection should be connected to the common ground on the Printed Board Assembly with a track as short and wide as possible, preferably to a ground plane.

# 4.2 Design Supporting Tools

The following supporting tools are available for the PBL 38650/2:

- · Test board TB208 for PLCC package
- Test board TB208SSOP for SSOP package
- Pspice model for PBL 38650/2



# 5 Transmission

#### 5.1 General

A simplified AC model of the transmission circuit is shown in Figure 10.




Figure 10 Simplified AC Model of PBL 38650/2

Circuit analysis from the AC model in Figure 10 yields following equations:

$$V_{\mathsf{TR}} = \frac{V_{\mathsf{TX}}}{\mathsf{G}_{\mathsf{2-4S}}} + I_{\mathsf{L}} \times 2R_{\mathsf{F}}$$
 [1]

$$\frac{I_{L}}{\alpha_{RSN}} = \frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}}$$
 [2]

$$V_{\mathsf{TR}} = E_{\mathsf{L}} - I_{\mathsf{L}} \times Z_{\mathsf{L}}$$
 [3]



#### where:

Is the ground referenced version of the AC metallic voltage between the			
TIPX and RINGX terminals.			
Is the AC metallic voltage between TIP and RING.			
Is the line open circuit AC metallic voltage.			
Is the AC metallic current.			
Is a fuse resistor.			
Is the programmable SLIC two-wire to four-wire gain (transmit direction) <sup>1)</sup> .			
Is the line impedance.			
Controls four- to two-wire gain.			
Determines the SLIC TIPX to RINGX impedance at voice frequencies.			
Is the analog ground referenced receive signal.			
Is the receive summing node current to metallic loop current gain. $\alpha_{\text{RSN}}$ = 200			

<sup>1)</sup> The SLIC two-wire to four-wire gain, G<sub>2-4S</sub>, is user programmable between two fixed values. See **Table 5**.

### 5.2 Two-Wire Impedance

To calculate  $Z_{\rm TR}$ , the impedance presented to the two-wire line by the SLIC including the fuse resistor  $R_{\rm F}$ , let  $V_{\rm RX}$  = 0.

From Equation [1] and Equation [2]:

$$Z_{\text{TR}} = \frac{Z_{\text{T}}}{\alpha_{\text{RSN}} \times G_{2-4S}} + 2R_{\text{F}}$$
 [4]

Thus with  $Z_{TR}$ ,  $G_{2-4S}$ ,  $\alpha_{RSN}$  and  $R_{F}$  known:

$$Z_{\mathsf{T}} = \alpha_{\mathsf{RSN}} \times \mathsf{G}_{\mathsf{2-4S}} \times (Z_{\mathsf{TR}} - 2R_{\mathsf{F}})$$
 [5]

#### 5.3 Two-Wire to Four-Wire Gain

From Equation [1] and Equation [2] with  $V_{\rm RX}$  = 0:

$$G_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_{T}/\alpha_{RSN}}{\frac{Z_{T}}{\alpha_{RSN} \times G_{2-4S}} + 2R_{F}}$$
 [6]

#### 5.4 Four-Wire to Two-Wire Gain

From **Equation [1]** to **Equation [3]** with  $E_1 = 0$ :

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \times \frac{1}{G_{2-4S}} \times \frac{Z_L}{\frac{Z_T}{\alpha_{RSN} \times G_{2-4S}} + Z_L + 2R_F}$$
[7]

For applications where

$$\frac{Z_{\mathsf{T}}}{\alpha_{\mathsf{RSN}} \times \mathsf{G}_{2-4\mathsf{S}}} + 2R_{\mathsf{F}} = Z_{\mathsf{L}}$$
 [8]

the expression for G<sub>4-2</sub> simplifies to:

$$G_{4-2} = -\frac{Z_{T}}{Z_{RX}} \times \frac{1}{2 \times G_{2-4S}}$$
 [9]

#### 5.5 Four-Wire to Four-Wire Gain

From Equation [1] to Equation [3] with  $E_L = 0$ :

$$G_{4-4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_{T}}{Z_{RX}} \times \frac{Z_{L} + 2R_{F}}{\frac{Z_{T}}{\alpha_{RSN} \times G_{2-4S}} + Z_{L} + 2R_{F}}$$
[10]

# 5.6 Hybrid Function

The hybrid function can easily be implemented utilizing the uncommitted amplifier in conventional non software programmable codec/filters. Please, refer to **Figure 11**. Via impedance  $Z_{\rm B}$  a current proportional to  $V_{\rm RX}$  is injected into the summing node of the combination codec/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain,  ${\rm G_{4-4}}$ , a voltage proportional to  $V_{\rm RX}$  is returned to  $V_{\rm TX}$ . This voltage is converted by  $R_{\rm TX}$  to a current flowing into the same summing node. These currents can be cancelled by letting:

$$\frac{V_{\mathsf{TX}}}{R_{\mathsf{TX}}} + \frac{V_{\mathsf{RX}}}{Z_{\mathsf{B}}} = 0 \qquad (E_{\mathsf{L}} = 0)$$
 [11]



The four-wire to four-wire gain,  $G_{4-4}$ , includes the required phase shift and thus the balance network  $Z_{\rm B}$  can be calculated from:

$$Z_{\rm B} = -R_{\rm TX} \times \frac{V_{\rm RX}}{V_{\rm TX}} = R_{\rm TX} \times \frac{Z_{\rm RX}}{Z_{\rm T}} \times \frac{Z_{\rm RSN} \times G_{\rm 2-4S}}{Z_{\rm L} + 2R_{\rm F}}$$
[12]

When selecting the  $R_{\rm TX}$  resistance value, make sure the load resistance on the  $V_{\rm TX}$  terminal is at least 20 k $\Omega$ .

If calculation of the  $Z_{\rm B}$  formula above yields a balance network containing an inductor, please contact Infineon's support group for assistance.

The PBL 38650/2 SLIC may also be used together with programmable CODEC/filters. The programmable CODEC/filter allows for system controller adjustment of hybrid balance to accomodate different line impedances without change of hardware. In addition, the transmit and receive gain may be adjusted. Please, refer to the programmable CODEC/filter data sheets for design information.




Figure 11 Hybrid Function

Data Sheet 33 Rev. 2.0, 2005-04-14



#### 5.7 Longitudinal Impedance

A feedback loop within the SLIC counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase. Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range.

The SLIC longitudinal impedance per wire,  $Z_{\rm LOT}$  and  $Z_{\rm LOR}$ , appears as typically 20  $\Omega$  to longitudinal disturbances. It should be noted that longitudinal currents may exceed the DC loop current without disturbing the VF transmission.

# 5.8 Capacitors $C_{\mathsf{TC}}$ and $C_{\mathsf{RC}}$

The capacitors designated  $C_{\rm TC}$  and  $C_{\rm RC}$  in **Figure 9**, connected between TIPX and ground as well as between RINGX and ground, can be used for RFI filtering. The recommended value for  $C_{\rm TC}$  and  $C_{\rm RC}$  is 2200 pF. Higher capacitance values may be used, but care must be taken to prevent degradation of either longitudinal balance or return loss.  $C_{\rm TC}$  and  $C_{\rm RC}$  contribute to a metallic impedance of  $1/(\pi \times f \times C_{\rm TC}) = 1/(\pi \times f \times C_{\rm RC})$ , a TIPX to ground impedance of  $1/(2\pi \times f \times C_{\rm TC})$  and a RINGX to ground impedance of  $1/(2\pi \times f \times C_{\rm RC})$ .

# 5.9 AC - DC Separation Capacitor, $C_{HP}$

The high pass filter capacitor connected between terminals HP and TIPX provides the separation of the AC and DC signals, such that only AC signals are forwarded to the VTX terminal.  $C_{\rm HP}$  positions the low end frequency response break point of the AC feedback loop in the SLIC. A  $C_{\rm HP}$  value of 150 nF will position the low end frequency response 3 dB break point of the AC loop at 1.8 Hz ( $f_{\rm 3dB}$ ) according to  $f_{\rm 3dB}$  = 1/(2 $\pi$  ×  $R_{\rm HP}$  ×  $C_{\rm HP}$ ) where  $R_{\rm HP}$  = 600 k $\Omega$  (see Table 9).

# 5.10 High-pass Transmit Filter

The capacitor  $C_{\mathsf{TX}}$  in **Figure 9** connected between the VTX output and the CODEC/filter forms, together with  $R_{\mathsf{TX}}$  and/or the input impedance of a programmable CODEC/filter, a high-pass RC filter. It is recommended to position the 3 dB break point of this filter between 30 and 80 Hz to get a faster response for the DC steps that may occur at DTMF signalling.

# 5.11 Capacitor $C_{LP}$

The capacitor  $C_{\rm LP}$ , which connects between the terminals LP and  $V_{\rm BAT}$ , positions the high end frequency break point of the low pass filter in the DC feedback loop (battery feed controlling loop) of the SLIC.  $C_{\rm LP}$  together with  $C_{\rm HP}$  and  $Z_{\rm T}$ (see **Chapter 5.2**) forms the total two-wire output impedance of the SLIC. The choice of these programmable



#### **Battery Feed**

components have an influence on the power supply rejection ratio (PSRR) from  $V_{\rm BAT}$  to the two-wire side at sub audio frequencies. At these frequencies  $C_{\rm LP}$  also influences the transversal to longitudinal balance in the SLIC. **Table 9** suggests a suitable value for  $C_{\rm LP}$ . The typical value of the transversal to longitudinal balance at 200 Hz is given in the table below, for the chosen value of  $C_{\rm LP}$ .

Symbol		Value			
$\overline{R_{Feed}}$	2x50	2x200	2x400	2x800	Ω
$\overline{R_{SG}}$	0	60.4	147	301	kΩ
$R_{\rm SG}$ $C_{\rm LP}$	150	100	47	22	nF
T-L bal. @ 200 Hz	-46	-46	-43	-36	dB
$C_{HP}$	47	150	150	150	nF

# 6 Battery Feed

The PBL 38650/2 SLIC emulates resistive loop feed, programmable between 2x50  $\Omega$  and 2x900  $\Omega$ , with adjustable current limitation. In the current limited region the loop current has a slight slope corresponding to 2x30  $\Omega$ , see **Figure 13** reference B.

The open loop voltage measured between the TIPX and RINGX terminals tracks the battery voltage  $V_{\rm BAT}$ . The signalling headroom, or overhead voltage  $V_{\rm TRO}$ , is programmable with a resistor  $R_{\rm OV}$  connected between terminal POV on the SLIC and ground. Please refer to Chapter 6.2. The battery voltage overhead,  $V_{\rm OH}$ , depends on the programmed signal overhead voltage  $V_{\rm TRO}$ .  $V_{\rm OH}$  defines the TIP and RING voltage at open loop conditions according to

$$V_{\mathsf{TR}}$$
 (at  $I_{\mathsf{L}}$  = 0 mA) =  $|V_{\mathsf{BAT}}|$  -  $V_{\mathsf{OH}}$ 

Refer to **Table 10** for the typical value of  $V_{\text{OH}}$  and  $V_{\text{OHvirt}}$ . The overhead voltage is changed when line corrent is approaching open loop conditions. To ensure maximum open loop voltage, even with a leaking telephone line, this occurs at a line current of approximately 6 mA. When the overhead voltage has changed, the line voltage is kept nearly constant with a steep slope corresponding to  $2x25~\Omega$  (reference G in **Figure 13**). The vitual battery overhead,  $V_{\text{OHvirt}}$ , is defined as the difference between the battery voltage and the crossing point of all possible resistive feeding slopes, see **Figure 13** reference J. The virtual battery overhead is a theoretical constant needed to be able to calculate the feeding characteristics.

**Battery Feed** 

Table 10 Battery Overhead

Symbol	Value (typ)	Unit	Specification
$V_{OH}$	$3.0 + V_{TRO}$	V	_
$V_{OHvirt}$	$4.9 + V_{TRO}$	V	_

The resistive loop feed (reference D in Figure 13) is programmed by connecting a resistor,  $R_{\rm SG}$ , between terminals PSG and  $V_{\rm BAT}$  according to the equation:

$$R_{\text{Feed}} = \frac{R_{\text{SG}} + 2 \times 10^4}{200} + 2R_{\text{F}}$$
 [13]

where  $R_{\text{Feed}}$  is in  $\Omega$  for  $R_{\text{SG}}$  and  $R_{\text{F}}$  in  $\Omega$ .

The current limit (reference C in Figure 13) is adjusted by connecting a resistor,  $R_{LC}$ , between terminal PLC and ground according to the equation:

$$I_{\mathsf{LProg}} = \frac{1000}{R_{\mathsf{LC}}} - 4.0 \tag{14}$$

where  $R_{\rm LC}$  is in  ${\rm k}\Omega$  for  $I_{\rm LProg}$  in mA.

A second lower battery voltage may be connected to the device at terminal  $V_{\rm BAT2}$  to reduce short loop power dissipation.

The SLIC automatically switches between the two battery supply voltages without need for external control. the silent battery switching occurs when the line voltage passes the value

|VB2| - 40 
$$\times I_{\rm L}$$
 - ( $V_{\rm OHvirt}$  - 1.3), if  $I_{\rm L}$  > 6 mA.

For correct functionality it is important to connect the terminal  $V_{\rm BAT2}$  to the second power supply via the diode  $D_{\rm VB2}$ , see **Figure 9**. An optional diode  $D_{\rm BB}$  connected between terminal VB and the VB2 power supply, see **Figure 9**, will make sure that the SLIC continues to work on the second battery even if the first battery voltage disappears. If a second battery voltage is not used,  $V_{\rm BAT2}$  is connected to  $V_{\rm BAT}$  on the SLIC and  $C_{\rm VB2}$ ,  $D_{\rm BB}$  and  $D_{\rm VB2}$  are removed.

#### 6.1 CODEC Receive Interface

The PBL 38650/2 SLIC has got a receive interface at the four- wire side which makes it possible to reduce the number of capacitors in the applications and to fit both single and dual battery feed CODECs. The RSN terminal, connecting to the CODEC receive output via the resistor  $R_{\rm RX}$ , is DC biased with +1.25 V. This makes it possible to compensate for currents floating due to DC voltage differences between RSN and the CODEC output without using any capacitors. This is done by connecting a resistor  $R_{\rm R}$  between the RSN



terminal and ground. With current directions defined as in **Figure 13**, current summation gives:

$$-I_{RSN} = I_{RT} + I_{RRX} + I_{RR} = \frac{1.25}{R_{T}} + \frac{1.25 - V_{CODEC}}{R_{RX}} + \frac{1.25}{R_{R}}$$
 [15]

where  $V_{\rm CODEC}$  is the reference voltage of the CODEC at the receive output. From this equation the resistor  $R_{\rm R}$  can be calculated as

$$R_{\mathsf{R}} = \frac{1.25}{-I_{\mathsf{RSN}} - \frac{1.25}{R_{\mathsf{T}}} - \frac{1.25 - V_{\mathsf{CODEC}}}{R_{\mathsf{RX}}}}$$
[16]

For the value on  $I_{\rm RSN}$ , see Table 11.

If RSN is DC decoupled from the CODEC output, then  $R_{\rm RX}$  can be considered to be infinite.

The resistor  $R_R$  has no influence in the AC transmission.

Table 11 Internal Bias Current of RSN

Symbol	Value (typ)	Unit
$I_{RSN}$	-155	μΑ




Figure 12 Codec Receive Interface






Figure 13 Battery Feed Characteristics

A	
	$I_{L}(V_{TR} = 0V) = I_{LProg} + \frac{ V_{Bat}  - V_{OHvirt} - R_{Feed} \times (I_{LProg} + 4 \times 10^{-3})}{60 \times 10^{3}}$
В	$R_{\text{Feed}}$ = 2x30 k $\Omega$
С	$I_{\text{LConst}}(\text{typ}) = I_{\text{LProg}} = \frac{10^3}{R_{\text{LC}}} - 4 \times 10^{-3}$ $V_{\text{TR}} =  V_{\text{BAT}}  - V_{\text{OHvirt}} - R_{\text{Feed}} \times (I_{\text{LProg}} + 4 \times 10^{-3})$
	$V_{TR} =  V_{RAT}  - V_{OHvirt} - R_{Feed} \times (I_{I,Prog} + 4 \times 10^{-3})$



D	$R_{\text{Feed}} = \frac{R_{\text{SG}} + 2 \times 10^4}{200} + 2R_{\text{F}}$
E	$I_{\rm L}$ = 6 mA
F	Apparent battery $V_{\text{Bat}}$ (@ $I_{\text{L}}$ = 0) = $ V_{\text{BAT}} $ - $V_{\text{OHvirt}}$ - $(R_{\text{Feed}} \times 4 \times 10^{-3})$
G	$R_{\text{Feed}}$ = 2x25 $\Omega$
Н	$V_{TROpen}$ = $ V_{BAT} $ - $V_{OH}$
J	Virtual battery $V_{\rm BatVirt}$ (@ $I_{\rm L}$ = 4 mA) = $ V_{\rm BAT} $ - $V_{\rm OHvirt}$



### 6.2 Programmable Overhead Voltage (POV)

With the POV function the overhead voltage can be increased. If the POV pin is left open the overhead voltage is internally set to 3.2  $V_{\rm Peak}$  in off-hook and 1.3  $V_{\rm Peak}$  on-hook.. If a resistor  $R_{\rm OV}$  is connected between the POV pin and AGND, the overhead voltage can be set to higher values, typical values can be seen in **Figure 14**. The  $R_{\rm OV}$  and corresponding  $V_{\rm TRO}$  (signal headroom) are typical values for THD < 1% and the signal frequency 1000 Hz.

Observe that the four-wire output terminal  $V_{\rm TX}$  cannot handle more than 3.2  $V_{\rm Peak}$ . So if the two- to four-wire gain is -6.02 dB, 6.4  $V_{\rm Peak}$  is maximum also for the two-wire side. Signal levels between 6.4 and 12.8  $V_{\rm Peak}$  on the two-wire side can be handled with the PTG shorted so that the gain  $G_{\rm 2-4S}$  becomes -12.04 dB. Please note that:

- $Z_{\mathsf{T}}$
- *R*<sub>R</sub>
- $\bullet$   $G_{4-4}$

has to be recalculated if the PTG is shorted.

Please note that the maximum signal current at the two-wire side can not be higher than 29 mA.

How to use POV:

- 1. Decide what overhead voltage ( $V_{\rm TRO}$ ) is needed. The POV function is only needed if the overhead voltage exceeds 3.2  $V_{\rm Peak}$ .
- 2. In Figure 14 the corresponding  $R_{\rm OV}$  for the decided  $V_{\rm TRO}$  can be found.
- 3. If the overhead voltage exceeds 6.4  $V_{\rm Peak}$ , the  $G_{\rm 2-4S}$  gain has to be changed to -12.04 dB by connecting pin PTG to AGND. Please note, that the 2-wire impedance,  $R_{\rm R}$  and the 4-wire to 4-wire gain has to be recalculated.




Figure 14 Programmable Overhead Voltage (POV).  $R_1$  = 600  $\Omega$  or Infinite



#### **Loop Monitoring Functions**

### 6.3 Analog Temperature Guard

The widely varying environmental conditions in which SLICs operate may lead to the chip temperature limitations being exceeded. The PBL 38650/2 SLIC reduces the DC line current when the chip temperature reaches approximately 145 °C and increases line current again automatically when the temperature drops. Accordingly transmission is not lost under high ambient temperature conditions.

The detector output, DET, is forced to a logic low level when the temperature guard is active.

## 7 Loop Monitoring Functions

The loop current, ground key and ring-trip detectors report their status through a common output, DET. The particular detector to be connected to the detector pin, DET, is selected via the three bit control interface C1, C2 and C3. Please refer to Chapter 9 for a description of the control interface.

### 7.1 Loop Current Detector

The loop current detector indicates that the telephone is off-hook and that DC current is flowing in the loop by setting the output pin DET to a logic low level when selected. The loop current detector threshold value,  $I_{\rm LTh}$ , where the loop current detector changes state, is programmable with the  $R_{\rm LD}$  resistor.  $R_{\rm LD}$  connects between pin PLD and ground and is calculated according to:

$$R_{\rm LD} = \frac{500}{I_{\rm Lth}} \tag{17}$$

The loop current detector is internally filtered and is not influenced by the AC signal at the two-wire side.

### 7.2 Ground Key Detector

The ground key detector indicates when the ground key is pressed (active) by setting the output pin DET to a logical high level when selected. The ground key detector circuit senses the difference in TIPX and RINGX currents. When the current at the RINGX side exceeds the current at the TIPX side with the threshold value the detector is triggered. For threshold current values, please refer to the datasheet.

### 7.3 Ring Trip Detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR. The ringing source can be balanced or unbalanced superimposed on  $V_{\rm B}$  or GND. The unbalanced ringing source may be applied to either



**Relay Driver** 

the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no DC current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while the ring relay is energized, DC current flows and the comparator input voltage reverses polarity.

**Figure 9** gives an example of a ring trip detector network. This network is applicable when the ring voltage is superimposed on  $V_{\rm B}$  and is injected on the ring lead of the two-wire port. The DC voltage across sense resistor  $R_{\rm RT}$  is monitored by the ring trip comparator input DT and DR via the network  $R_1, R_2, R_3, R_4, C_1$  and  $C_2$ .

When the line is on-hook (no DC current), DT is more positive than DR and the DET output will report logic level high, that is the detector is not tripped. When the line goes off-hook, while ringing, a DC current will flow through the loop including sense resistor  $R_{\rm RT}$  and will cause input DT to become more negative than input DR. This changes output DET to logic level low, that is tripped detector conditions. The system controller (or line card processor) responds by de-energizing the ring relay, that is ring trip.

Complete filtering of the 20 Hz AC component at terminal DT and DR is not necessary. A toggling DET output can be examined by a software routine to determine the duty cycle. When the DET output is at logic level low for more than half the time, off-hook conditions is indicated.

# 8 Relay Driver

The PBL 38650/2 SLIC incorporates a ring relay driver designed as open collector (npn), with a current sinking capability of 50 mA. The drive transistor emitter is connected to BGND. The relay driver has an internal zener diode clamp for inductive kick back voltages.

### 9 Control Inputs

The SLIC has three digital control inputs, C1, C2 and C3 (see **Table 2**). A decoder in the SLIC interprets the control input condition and sets up the commanded operating state. C1, C2 and C3 are internally pulled up.

### 9.1 Open Circuit (C3, C2, C1 = 0, 0, 0)

In the Open Circuit state, the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum and no detectors are active. DET output is set high.



#### **Overvoltage Protection**

### 9.2 Ringing (C3, C2, C1 = 0, 0, 1)

The ring relay driver and the ring trip detector are activated and the ring trip detector is indicating off-hook with a logic low level at the detector output.

The SLIC is in the active normal state.

#### 9.3 Active States

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. VF signal transmission is normal. The loop current or ground key detector is activated. The loop current detector is indicating off hook with a logic low level and the ground key detector is indicating active ground key with a logic high level present at the detector output.

In PBL 38650/2 SLIC a line voltage measurement feature is available in the active state, which may be used for line length estimations or for line test purposes. The line voltage is presented on the detector output as a pulse at logic high level with a pulsewidth of 5.5  $\mu$ s/V. To start the line voltage measurement this mode has to be entered fron the active state with the loop or ground key detector active. The pulse presented at the DET output proportional to the line voltage starts when entering the line voltage measuring mode.

### 9.4 Tip Open State

Tip open state is used for ground start signalling. In this state the SLICs present a high impedance to the line on the TIPX pin and the programmed DC characteristics, with the longitudinal current compensation (see **Chapter 5.7**) not active, to the line on the RINGX pin. The loop current detector is active.

## 9.5 Active Polarity Reversal State

TIPX and RINGX polarity is reversed from the active state: RINGX is the terminal closest to ground and sources loop current while TIPX is the more negative terminal and sinks current. VF signal transmission is normal. The loop current or the ground key detector is activated. The loop current detector is indicating off hook with a logic low level and the ground key detector is indicating active ground key with a logic high level present at the detector output.

### 10 Overvoltage Protection

### 10.1 Overvoltage Protection - General

The SLIC must be protected against foreign voltages on the telephone line. Overvoltages can result from lightning, AC power contact, induction and other causes.



**Power-Up Sequence** 

Refer to Table 3, TIPX and RINGX terminals, for maximum continuous and transient voltages that may be applied to the SLIC.

#### 10.2 Secondary Protection

The circuit shown in **Figure 9** utilizes series resistors ( $R_{\text{F1}}$ ,  $R_{\text{F2}}$ ) together with a programmable overvoltage protector (OVP, for example Bournes TISP PBL2) as secondary protection.

The TISP PBL2 is a dual forward-conducting buffered p-gate overvoltage protector. The protector gate references the protection (clamping) voltage to the negative supply voltage (that is the battery voltage,  $V_{\rm B}$ ). As the protection voltage will track the negative supply voltage the overvoltage stress on the SLIC is minimized.

Positive overvoltages are clamped to ground by a diode. Negative overvoltages are initially clamped close to the SLIC negative supply rail voltage and the protector will crowbar into a low voltage on-state condition, by firing an internal thyristor.

A gate decoupling capacitor,  $C_{\rm GG}$ , is needed to carry enough charge to supply a high enough current to quickly turn on the thyristor in the protector.  $C_{\rm GG}$  should be placed close to the overvoltage protection device. Without the capacitor even the low inductance in the track to the  $V_{\rm B}$  supply will limit the current and delay the activation of the thyristor clamp.

The fuse resistors  $R_{\rm F}$  serve the dual purposes of being non-destructive energy dissipators when transients are clamped, and of being fuses when the line is exposed to a power cross. If a PTC is choosen for  $R_{\rm F}$ , note that it is important to always use PTC's in series with resistors not sensitive to temperature, as the PTC will act as a capacitance for fast transients and therefore will not protect the SLIC.

### 11 Power-Up Sequence

No special power-up sequence is necessary, except that ground has to be present before all other power supply voltages.

### 12 Printed Circuit Board Layout

Care in Printed Circuit Board (PCB) layout is essential for proper function. The components connected to the RSN input should be placed in close proximity to that pin, such that no interference is injected into the receive summing node (RSN). Ground plane surrounding the RSN pin is advisable.

Analog Ground (AGND) should be connected to Battery Ground (BGND) on the PCB, in one point. The capacitors for the battery should be connected with short wide leads of the same length.




**Package Outlines** 

## 13 Package Outlines

The SLIC is provided in three different packages: 24-pin SSOP, 24-pin PDSO and 28-pin PLCC.

#### 13.1 24-pin SSOP Package



**Figure 15** P-/PG-SSOP-24-1 (Plastic Shrink Small Outline Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm



### **Package Outlines**

### 13.2 24-pin PDSO Package




Figure 16 P-/PG-DSO-24-8 (Plastic Dual Small Outline Package)


You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

#### **Package Outlines**

### 13.3 28-pin PLCC Package



**Figure 17** P-/PG-LCC-28-3 (Plastic Leaded Chip Carrier Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

