




Smart High-Side Power Switch Four Channels: $4 \times 35m\Omega$ Advanced Current Sense

Product Summary

Operating Voltage	V _{bb(on)}	5.040V			
	Active channels	one	four parallel		
On-state Resistance	R _{ON}	$35m\Omega$	9mΩ		
Nominal load current	I _{L(NOM)}	5.4A	11.1A		
Current limitation	I _{L(SCr)}	40A	40A		

Package



General Description

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input and diagnostic feedback, monolithically integrated in Smart SIPMOS[®] technology.
- Providing embedded protective functions

Applications

- µC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- All types of resistive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

Basic Functions

- Very low standby current
- Improved electromagnetic compatibility (EMC)
- CMOS compatible input
- Stable behaviour at undervoltage
- Wide operating voltage range


Protection Functions

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Reverse battery protection with external resistor
- Overvoltage protection with external resistor (incl. load dump)
- Loss of ground protection
- Electrostatic discharge protection (ESD)

Diagnostic Function


• Proportional load current sense (with defined fault signal during thermal shutdown and current limit)

Block Diagram





Functional diagram





OUT1

26 OUT1 25 OUT1 24 OUT2 23 OUT2 22 OUT2 21 OUT3 20 OUT3 19 OUT3 18 OUT4 17 OUT4 16 OUT4 15 V_{bb}

Pin Definitions and Functions

Pin configuration

Pin	Symbol	Function	(top view	/)		
1, 7, 8, 14, 15, 28	V _{bb}	Positive power supply voltage . Design the wiring for the simultaneous max. short circuit currents from channel 1 to 4 and also for low thermal resistance	V _{bb} GND1/2 IN2	1 2 3	 28 27 26 	V _{bb} OUT OUT
4	IN1	Input 1,2, 3,4 activates channel 1,2,3,4 in case	IN1	4	25	OUT
3	IN2	of logic high signal	IS1	5	24	OUT
11	IN3		IS2	6	23	OUT
10	IN4		V _{bb}	7	22	OUT
25,26,27	OUT1	Output 1,2,3,4 protected high-side power output		8	21	OUT
22,23,24	OUT2	of channel 1,23,4. Design the wiring for the	V _{bb}	-		
19,20,21	OUT3	max. short circuit current	GND3/4	9	20	OUT
16,17,18	OUT4		IN4	10	19	OUT
5	IS1	Diagnostic feedback 1 4 of channel 1 to 4	IN3	11	18	OUT
6	IS2	Providing a sense current, proportional to the	IS3	12	17	OUT
12	IS3	load current	IS4	13	16	OUT
13	IS4		V _{bb}	14	15	V_{bb}
2	GND1/2	Ground of chip 1 (channel 1,2)				
9	GND3/4	Ground of chip 2 (channel 3,4)				



Maximum Ratings at $T_j = 25^{\circ}C$ unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 6)	V _{bb}	40	V
Supply voltage for full short circuit protection ¹) $T_{j,start} = -40 \dots + 150^{\circ}C$	V _{bb}	36	V
Load current (Short-circuit current, see page 6)	IL.	/ _{L(lim)} 2	
Load dump protection ³⁾ $V_{\text{LoadDump}} = V_A + V_s$, $V_A = 13.5 \text{ V}$ $R_1^{4)} = 2 \Omega$, $t_d = 400 \text{ ms}$; IN = low or high, each channel loaded with $R_L = 4.7 \Omega$,	V _{Load dump} ⁵⁾	60	V
Operating temperature range	Tj	-40+150	°C
Storage temperature range	T _{stg}	-55+150	
Power dissipation (DC) ⁶ $T_a = 25^{\circ}C$:	P _{tot}	3.7	W
(all channels active) $T_a = 85^{\circ}C$:		1.9	
Maximal switchable inductance, single pulse $V_{bb} = 12V$, $T_{j,start} = 150^{\circ}C^{6}$,			
$I_{\rm L} = 4.0 \text{A}, E_{\rm AS} = 0.8 \text{J}, 0 \Omega$ one channel:	ZL	33	mH
$I_{\rm L} = 6.0 \text{A}, E_{\rm AS} = 1.0 \text{J}, 0 \Omega$ two parallel channels:		37	
$I_{\rm L} = 9.5 \text{A}, E_{\rm AS} = 1.5 \text{J}, 0 \Omega$ four parallel channels:		64	
see diagrams on page 10			
Electrostatic discharge capability (ESD) IN: (Human Body Model) IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993 R=1.5kΩ; C=100pF	V _{ESD}	1.0 4.0 8.0	kV
Input voltage (DC)	V _{IN}	-10 +16	V
Current through input pin (DC)		+10 +18 ±0.3	mA
Current through sense pin (DC)	l _{IN}	±0.3	
S	I _{IS}	±0.3	
see internal circuit diagram page 9			

¹⁾ Single pulse

²) Current limit is a protection function. Operation in current limitation is considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

³⁾ Supply voltages higher than V_{bb(AZ)} require an external current limit for the GND and status pins (a 75Ω resistor for the GND connection is recommended.

⁴⁾ $R_{\rm I}$ = internal resistance of the load dump test pulse generator

⁵⁾ V_{Load dump} is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839

⁶⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 15



Thermal Characteristics

Parameter and Conditions	Parameter and Conditions		Values			Unit
			min	typ	Max	
Thermal resistance junction - soldering point ^{7)8),} junction – ambient ⁸⁾	each channel:	R _{thjs} R _{thja}			11	K/W
@ 6 cm ² cooling area	one channel active:			40		
	all channels active:			33		

Electrical Characteristics

Parameter and Conditions, each of the four channels	Symbol		Values	5	Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	Max	

Load Switching Capabilities and Characteristics

On-state resistance (V _{bb} to OUT); I _L = 5 A					
each channel, $T_j = 25^{\circ}$ C: see diagram, page 11 $T_j = 150^{\circ}$ C:	R _{ON}		30 55	35 64	mΩ
Nominal load current one channel active: two parallel channels active: four parallel channels active:	I _{L(NOM)}	5.0 6.7 10.5	5.4 7.4 11.1	 	A
Device on PCB ⁸⁾ , $T_a = 85^{\circ}C$, $T_j \le 150^{\circ}C$					
Output current while GND disconnected, $V_{IN} = 0$,	I _{L(GNDhigh)}			1	mA
see diagram page 10; (not subject to production test - specified by design)					
Turn-on time ⁹⁾ IN \int to 90% V_{OUT} :	<i>t</i> on		50	150	μs
Turn-off time IN \frown to 10% V_{OUT} :	<i>t</i> off		120	250	
$R_{\rm L} = 12 \Omega$					
Slew rate on ⁹⁾	d V/dt _{on}	0.2		0.9	V/µs
V_{OUT} rising from 10 to 30% of V_{bb} , $R_{\text{L}} = 12 \Omega$:					
Slew rate off ⁹⁾ V_{OUT} falling from 70 to 40% of V_{bb} , $R_L = 12 \Omega$:	-dV/dt _{off}	0.1		0.9	V/µs

⁷⁾ Soldering point: upper side of solder edge of device pin 7,8. See page 16.

⁸⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70µm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 15

⁹⁾ See timing diagram on page 12.



Operating Parameters

<u></u>						
Operating voltage		V _{bb(on)}	5.0		40	V
Overvoltage protection ¹⁰⁾		V _{bb(AZ)}	41	47	52	V
$I_{bb} = 40 \text{ mA}$						
Standby current ¹¹⁾	<i>T</i> _j =-4025°C:	I _{bb(off)}		10	25	μA
$V_{IN} = 0$; see diagram page 12	<i>T</i> _j =150°C:			40	80	
	<i>T</i> _j =125°C:				25	
(not subject to production test - speci	fied by design)					
Off-State output current	<i>T</i> _j =-4025°C:	I _{L(off)}		1	6	μA
(included in $I_{bb(off)}$) $V_{IN} = 0$; eac	ch channel; <i>T</i> j=150°C:				15	-
Operating current, $V_{IN} = 5V$,						
$I_{\rm GND} = I_{\rm GND1/2} + I_{\rm GND3/4},$	one channel on:	I _{GND}		1.6		mA
	four channels on:			6.0		

Protection Functions¹²⁾

Current limit, (see timing diagrams, page 13)					
	I _{L(lim)}	36	45	58	А
Repetitive short circuit current limit,					
$T_{\rm i} = T_{\rm it}$ each channel	I _{L(SCr)}		40		А
two,three or four parallel channels			40		
(see timing diagrams, page 13)					
Initial short circuit shutdown time $T_{j,start} = 25^{\circ}C$:	t _{off(SC)}		4		ms
(see timing diagrams on page 13)					
Output clamp (inductive load switch off) ¹³⁾					
at $V_{ON(CL)} = V_{bb} - V_{OUT}$, $I_L = 40 \text{ mA}$	V _{ON(CL)}	41	47	52	V
Thermal overload trip temperature	T _{jt}	150			°C
Thermal hysteresis	ΔT_{jt}		10		K

Reverse Battery¹⁴⁾ (not subject to production test - specified by design)

Reverse battery voltage	-V _{bb}	 	14	V
Drain-source diode voltage (V _{out} > V _{bb}) /L = -2A; Tj = +150°C:	-V _{ON}	 500		mV

¹⁰⁾ Supply voltages higher than V_{bb(AZ)} require an external current limit for the GND and status pins (a 75Ω resistor for the GND connection is recommended). See also V_{ON(CL)} in table of protection functions and circuit diagram on page 9.

¹¹⁾ Measured with load; for the whole device; all channels off.

¹²⁾ Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

¹³⁾ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest $V_{ON(CL)}$.

¹⁴⁾ Requires a 75 Ohm resistor in the GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Note that the power dissipation is higher compared to normal operating conditions due to the voltage drop across the intrinsic drain-source diode. The temperature protection and sense functionality is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 4 and circuit page 9).



Input¹⁵⁾

Input resistance (see circuit page 9)	R	2.5	3.5	6.0	kΩ			
Input turn-on threshold voltage	V _{IN(T+)}	1.7		3.2	V			
Input turn-off threshold voltage	V _{IN(T-)}	1.5			V			
Input threshold hysteresis	$\Delta V_{\rm IN(T)}$		0.3		V			
Off state input current $V_{\rm IN} = 0.4$ V:	I _{IN(off)}	1		35	μA			
	I _{IN(on)}	20	50	90	μA			
Diagnostic Characteristics								
Current sense ratio, static on-condition,	<i>k</i> _{ILIS}		5 300					

$k_{ L S} = l_{L}:l_{ S }$	K _{ILIS}		5 300		
$I_{L} = 10 \text{ A}:$ $I_{L} = 2 \text{ A}:$ $I_{L} = 1 \text{ A}:$ $I_{L} = 0.5 \text{ A}:$		4575 4100 4200 3580	5300 5300 5300 5800	6000 6300 6600 8080	
Sense signal in case of fault-conditions ¹⁶⁾	V _{fault}	5.4	6.3	7.5	V
Sense signal delay after thermal shutdown ¹⁷⁾	<i>t</i> delay(fault)			1	ms
(not subject to production test - specified by design)					
Sense current saturation	I _{IS,lim}	4			mA
Current sense output voltage limitation $I_{IS} = 0, I_{L} = 5 \text{ A}$:	V _{IS(lim)}	5.4	6.3	7.5	V
Current sense leakage/offset current					
$V_{\rm IN}=0, V_{\rm IS}=0, I_{\rm L}=0$:	I _{IS(LL)}			1	μA
$V_{\rm IN}$ =5 V, $V_{\rm IS}$ = 0, $I_{\rm L}$ = 0:	I _{IS(LH)}		2.5		•
Current sense settling time to $I_{IS \text{ static}} \pm 10\%$ after positive input slope, $I_L = 0 - 5 \text{ A}$, (not subject to production test - specified by design)	t _{son(IS)}			300	μs

 $^{^{15)}\,}$ If ground resistors R_{GND} are used, add the voltage drop across these resistors.

¹⁶⁾ In the case of current limitation or thermal shutdown the sense signal is no longer a current proportional to the load current, but a fixed voltage of typ. 6 V.

¹⁷⁾ In the case of thermal shutdown the V_{fault} signal remains for $t_{delay(fault)}$ longer than the restart of the switch (see diagram on page 14).




Truth Table

	Input level	Output level	Current Sense lıs
Normal	L	L	0
Operation	Н	Н	nominal
Current- Limitation ¹⁸⁾	н	н	\mathbf{V}_{fault}
Short circuit to GND	L H	L	0 V _{fault}
Overtemperature	L H	L	0 V _{fault}
Short circuit to Vbb	L	H H	0 <nominal<sup>19)</nominal<sup>
Open load	L H	Z H	0 0
Negative output Voltage clamp	L	L	0

L = "Low" LevelX = don't careZ = high impedance, potential depends on external circuitH = "High" Level $V_{fault} = 6V$ typ, constant voltage independent of external used sense resistor.Parallel switching of channels is possible by connecting the inputs and outputs in parallel. The current sense outputs have to be connected with a single sense resistor.

Terms




Leadframe (V_{bb}) is connected to pin 1, 7, 8, 14, 15, 28.

¹⁸⁾ Current limitation is only possible while the device is switched on.

¹⁹⁾ Low ohmic short to V_{bb} may reduce the output current I_L and therefore also the sense current I_{IS} .




Input circuit (ESD protection), IN1 to IN4



The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.


Sense output

Normal operation: $I_S = I_L / k_{ILIS}$ $V_{IS} = I_S * R_{IS}; R_{IS} = 1 k\Omega$ nominal $R_{IS} > 500\Omega$




ESD-Zener diode: V_{ESD} = 6.1 V typ., max 14 mA;

Operation under fault condition so as thermal shut down or current limitation




V_{fault} = 6V typ V_{fault} < VESD under all conditions


Overvoltage output clamp, OUT1 or OUT2




VON clamped to VON(CL) = 47 V typ.


Overvoltage protection of logic part GND1/2 or GND3/4





Reverse battery protection






Temperature protection and sense functionality is not active during inverse current operation.




GND disconnect



Any kind of load. In case of IN = high is $V_{OUT} \approx V_{IN} \cdot V_{IN(T+)}$. Due to $V_{GND} > 0$, no V_{ST} = low signal available.


V_{bb} disconnect with energized inductive load



For inductive load currents up to the limits defined by $Z_{\rm L}$ (max. ratings and diagram on page 10) each switch is protected against loss of $V_{\mbox{bb}}$.

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

Inductive load switch-off energy dissipation



Energy stored in load inductance:

$$E_{\rm L} = \frac{1}{2} \cdot L \cdot I_{\rm L}^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


 $E_{AS} = E_{bb} + E_L - E_R = \int V_{ON(CL)} \cdot i_L(t) dt$

with an approximate solution for $R_L > 0 \Omega$:

$$E_{\text{AS}} = \frac{I_{\text{L}} \cdot L}{2 \cdot R_{\text{L}}} (V_{\text{bb}} + |V_{\text{OUT}(\text{CL})}|) ln (1 + \frac{I_{\text{L}} \cdot R_{\text{L}}}{|V_{\text{OUT}(\text{CL})}|})$$

Maximum allowable load inductance for a single switch off (one channel)⁶⁾

 $L = f(I_L)$; T_{j,start} = 150°C, V_{bb} = 12 V, R_L = 0 Ω Z_L [mH]






Typ. on-state resistance

 $R_{ON} = f(V_{bb}, T_j); I_L = 2 \text{ A}, IN = \text{high}$






Typ. standby current

 $I_{bb(off)} = f(T_j); V_{bb} = 9...34 \text{ V}, \text{IN1,2,3,4} = \text{low}$




Functionality diagrams


All diagrams are shown for chip 1 (channel 1/2). For chip 2 (channel 3/4) the diagrams are valid too. The channels 1 and 2, respectively 3 and 4, are symmetric and consequently the diagrams are valid for each channel as well as for permuted channels



change of load current in on-condition:



The sense signal is not valid during settling time after turn on or change of load current.







Figure 1c: Behaviour of sense output: Sense current (I_S) and sense voltage (V_S) as function of load current dependent on the sense resistor

Shown is VS and IS for three different sense resistors. Curve 1 refers to a low resistor, curve 2 to a medium-sized resistor and curve 3 to a big resistor. Note, that the sense resistor may not fall short of a minimum value of 500Ω .




$$\begin{split} I_S &= I_L \ / \ k_{ILIS} \\ V_{IS} &= I_S \ * \ R_{IS}; \ R_{IS} = 1 \ k\Omega \ nominal \\ R_{IS} &> 500\Omega \end{split}$$



Datasheet BTS737S3

Figure 2a: Switching a lamp:



The initial peak current should be limited by the lamp and not by the current limit of the device.

Figure 2b: Switching a lamp with current limit: The behaviour of IS and VS is shown for a resistor, which refers to curve 1 in figure 1c





Figure 3a: Short circuit:


shut down by overtempertature, reset by cooling




Heating up may require several milliseconds, depending on external conditions

 $I_{L(lim')} = 45$ A typ. increases with decreasing temperature.

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)












Package and Ordering Code


Standard: P-DSO-28-16



Definition of soldering point with temperature T_s : upper side of solder edge of device pin 15.



Printed circuit board (FR4, 1.5mm thick, one layer 70 μ m, 6cm² active heatsink area) as a reference for max. power dissipation P_{tot}, nominal load current I_{L(NOM)} and thermal resistance R_{thia}



Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81669 München © Infineon Technologies AG 2001 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in lifesupport devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that lifesupport device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.