IDT723631 IDT723641 IDT723651 FIFO Memory Datasheet

IDT723631 IDT723641 IDT723651 CMOS SyncFIFO 512x36, 1024x36, 2048x36

FEATURES:
• Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
• Clocked FIFO buffering data from Port A to Port B
• Storage capacity IDT723631 - 512 x 36 IDT723641 - 1024 x 36 IDT723651 - 2048 x 36
• Synchronous read re-transmit capability
• Mailbox register in each direction
• Programmable Almost-Full and Almost-Empty flags
• Microprocessor interface control logic
• Input-Ready (IR) and Almost-Full (AF) flags synchronized by CLKA
• Output-Ready (OR) and Almost-Empty (AE) flags synchronized by CLKB
• Low-power 0.8-micron advanced CMOS technology
• Supports clock frequencies up to 67 MHz
• Fast access times of 11 ns
• Available in 132-pin plastic quad flat package (PQF) or space-saving 120-pin thin quad flat package (TQFP)
• Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

The IDT723631/IDT723641/IDT723651 is a monolithic high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12ns. The 512/1024/2048 x 36 dual-port SRAM FIFO buffers data from port A to Port B. The FIFO memory has re-transmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is

723631 512 x 36 Synchronous FIFO 723641 1024 x 36 Synchronous FIFO 723651 2048 x 36 Synchronous FIFO

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived IDT723631 IDT723641 IDT723651 FIFO Memory Datasheet file may be downloaded here without warranties.