S5U13506P00C100

S5U13506P00C100 Datasheet


S5U13506P00C100 PCI Evaluation Board User Manual

Part Datasheet
S5U13506P00C100 S5U13506P00C100 S5U13506P00C100 (pdf)
PDF Datasheet Preview
S1D13506 LCD/CRT/TV Controller

S5U13506P00C100 PCI Evaluation Board User Manual

Document Number X25B-G-014-02

SEIKO EPSON CORPORATION 2006 - All Rights Reserved. Information in this document is subject to change without notice. You may download and use this document, but only for your own use in evaluating Seiko Epson/EPSON products. You may not modify the document. Epson Research and Development, Inc. disclaims any representation that the contents of this document are accurate or current. The Programs/Technologies described in this document may contain material protected under U.S. and/or International Patent laws. EPSON is a registered trademark of Seiko Epson Corporation. All other Trademarks are the property of their respective owners.

Epson Research and Development Vancouver Design Center

THIS PAGE LEFT BLANK

S1D13506 X25B-G-014-02

S5U13506P00C100 PCI Evaluation Board User Manual Issue Date 2009/03/02

Epson Research and Development Vancouver Design Center

Table of Contents
1 Introduction 5 2 Features 6 3 Installation and Configuration 7

Configuration DIP Switches 7 Configuration Jumpers 9 4 Technical Description 14 PCI Bus Support 14 Non-PCI Host Interface Support 14

CPU Interface Pin Mapping 15 CPU Bus Connector Pin Mapping 16 LCD Support 18 LCD Interface Pin Mapping 19 Buffered LCD Connector 20 CRT/TV Support 21 CRT/TV Interface Pin Mapping 21 CRT Support 21 TV Support 21 Current consumption measurement 21 5 References 22 Documents 22 Document Sources 22 6 Parts List 23 7 Schematic Diagrams 25 8 Board Layout 30 9 Technical Support 31 EPSON LCD/CRT Controllers S1D13506 31

S5U13506P00C100 PCI Evaluation Board User Manual Issue Date 2009/03/02

S1D13506 X25B-G-014-02

Epson Research and Development Vancouver Design Center

THIS PAGE LEFT BLANK

S1D13506 X25B-G-014-02

S5U13506P00C100 PCI Evaluation Board User Manual Issue Date 2009/03/02

Epson Research and Development Vancouver Design Center

Page 5
1 Introduction

This manual describes the setup and operation of the S5U13505P00C100 PCI Evaluation Board. The S5U13506P00C100 is designed as an evaluation platform for the S1D13506 Color LCD/CRT/TV Controller chip.

We appreciate your comments on our documentation. Please contact us via email at

S5U13506P00C100 PCI Evaluation Board User Manual Issue Date 2009/03/02

S1D13506 X25B-G-014-02

Page 6

Epson Research and Development Vancouver Design Center
2 Features

The S5U13506P00C100 features the following
• S1D13506 Color LCD/CRT/TV controller chip
• PCI bus operation using on-board PCI bridge
• Headers for connecting to a 3.3V host bus interface 5V host bus interface also possible
with modifications to the board
• 1Mx16 EDO DRAM
• Configuration options
• Headers for S1D13506 current consumption measurements
• 4/8-bit 3.3V or 5V monochrome passive LCD panel support
• 4/8/16-bit 3.3V or 5V color passive LCD panel support
• 9/12/18-bit 3.3V or 5V TFT/D-TFD LCD panel support
• Embedded RAMDAC for CRT and TV support
• Software initiated Power Save Mode

S1D13506 X25B-G-014-02

S5U13506P00C100 PCI Evaluation Board User Manual Issue Date 2009/03/02

Epson Research and Development Vancouver Design Center

Page 7
3 Installation and Configuration

The S5U13506P00C100 is designed to support as many platforms as possible. The board incorporates a DIP switch and several jumpers which allow both evaluation board and S1D13506 LCD controller settings to be configured for a specified evaluation platform.

Configuration DIP Switches

The S1D13506 LCD controller has 16 configuration inputs MD[15:0] which are read on the rising edge of RESET#. Where appropriate, the S5U13506P00C100 hard-wires some of these configuration inputs, but in order to configure the S1D13505 for multiple host bus interfaces an eight-position DIP switch is required. The following figure shows the location of DIP switch S1 on the S5U13506P00C100 board.

DIP Switch - S1

Figure 3-1 Configuration DIP Switch S1 Location
More datasheets: AT49BV802A-70TU | AT49BV802AT-70TU | AS13986-1833-T | AS13986-1225-T | AS13986-2828-T | 10327 | 23-21UYC/S530-A3/TR8 | 74F269SCX | 74F269SC | 74F269SPC


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived S5U13506P00C100 Datasheet file may be downloaded here without warranties.

Datasheet ID: S5U13506P00C100 511876