DLP-HS-FPGA
LEAD-FREE

USB - FPGA MODULE (PRELIMINARY)

Block diagram:

- 3.3V Reg
- MOSFET Power Switch → 3.3V
- Barrel Jack — 3.6 to 6V
- VREGs
- 50-pin, 0.9-inch Bottom Side Interface Headers & 26-pin 0.05-inch Top Side Interface Headers
- USB Type 'B' Connector to Host Windows/Linux/Mac PC
- Dual Channel USB High Speed IC — VCCIO, PWREN, VCC, USBDP, USBDM, CH B, FTDI FT2232H, CH A
- XILINX FPGA XC3S200A-4FTG256
- SPI Flash
- 66MHz OSC
- 32Mx8 DDR2 SDRAM
- 5V

APPLICATIONS:

- Rapid Prototyping
- Educational Tool
- Industrial / Process Control
- Data Acquisition / Processing
- Embedded Processor

FEATURES:

- Xilinx XC3S200A-4FTG256C FPGA
- Micron 32M x 8 DDR2 SDRAM Memory
- Built-In Configuration Loader—Writes Bit File Directly to SPI Flash via High Speed USB Interface
- 63 User I/O Channels: 24 Differential Pairs, 8 Global Clocks
- High Speed USB 2.0 Interface
- 66 MHz oscillator
- 133 MHz DDR2 interface reference design provided
- USB Port Powered or 5V External Power Barrel Jack
- USB 1.1 and 2.0 Compatible Interface
- Small Footprint: 3.0 x 1.2 Inch PCB
- Standard 50-Pin, 0.9-Inch DIP Interface

1.0 INTRODUCTION

The DLP-HS-FPGA Module is a low-cost, compact prototyping module that can be used for rapid proof of concept or for educational environments. The module is based on the Xilinx Spartan™ 3A and Future Technology Devices International's FT2232H Dual-Channel High Speed USB IC. The DLP-HS-FPGA provides both the beginner as well as the experienced engineer with a rapid path to developing FPGA-based designs. When combined with the free ISE™ WebPACK*™* Tools from Xilinx, this module is more than sufficient for creating anything from basic logical functions to a highly complex system controller.

As a bonus feature, one channel of the dual-channel USB interface is used to load user bit files directly to the SPI Flash—no external programmer is required. This represents a savings of as much as $200 in that no additional programming cable is required for configuring the FPGA. All that is needed to load bit files to the DLP-HS-FPGA is a Windows software utility (free with purchase), a Windows PC and a USB cable. The module can also be programmed from within the Xilinx ISE tool environment using a Xilinx programming cable (purchased separately).

The DLP-HS-FPGA is fully compatible with the free ISE™ WebPACK™ tools from Xilinx. ISE WebPACK offers the ideal development environment for FPGA designs with HDL synthesis and simulation, implementation, device fitting and JTAG programming.

The DLP-HS-FPGA has on-board voltage regulators that generate all required power supply voltages from a single 5-volt source. Power for the module can be taken from either the host USB port or from a user-supplied, external 5-volt power supply via an on board standard barrel connector.


Connection to user electronics is made via a 50-pin, 0.9-inch wide, industry-standard 0.025 square inch post DIP header on the bottom of the board, and a 26 pin, 0.05 inch wide top side 2x13 header. The bottom side 50 pin header provides access to 41 of the FPGA user input/output pins. The top side header provides access to 22 of the FPGA user input/output pins. The bottom side header mates with a user supplied standard 50 pin 0.9 inch spaced DIP socket. The top side header mates with a user supplied 0.05 inch spaced 2x13 connector such as the **FFSD-13-D-xx.xx-01** (xx.xx = cable length) ribbon cable assembly from Samtec.

DIP Socket   Ribbon Cable

Other on-board features include a 32M x 8 DDR2 SDRAM memory IC for user projects, and both JTAG and SPI Flash interface ports for connection to Xilinx programming tools.

2.0 REFERENCE DESIGN

A 10,000 line reference design is available for the Spartan™ 3A FPGA on the DLP-HS-FPGA to those that purchase the module. The design was written in VHDL and built using the free Xilinx ISE™ WebPACK™ tools. The reference design consists of the following blocks:

```
                          Xilinx
   ┌──────────┐           XC3S200A         ┌──────────┐          ┌──────────┐
   │   SPI    │──▶         FPGA            │ User I/O │          │ User I/O │
   │  Flash   │                            │ Control  │◀────────▶│ Headers  │
   └────┬─────┘                            └──────────┘          └──────────┘
        ▲
        │        ┌──────────────┐          ┌──────────┐          ┌──────────┐
        ▼        │              │          │   DDR2   │          │  Micron  │
   ┌──────────┐  │              │─────────▶│  SDRAM   │─────────▶│  32M x 8 │
   │   FTDI   │  │     USB      │          │ Interface│◀────────▶│   DDR2   │
   │High Speed│◀▶│  Interface   │          │          │          │  SDRAM   │
   │USB Interface│             │          └──────────┘          └──────────┘
   └──────────┘  └──────────────┘
                 ┌──────────────┐          ┌──────────┐
   ┌──────────┐  │   Clock      │          │          │          ┌──────────┐
   │  66 MHz  │─▶│  Generator   │─────────▶│ Heartbeat│─────────▶│   LED    │
   │Oscillator│  │              │          │          │          └──────────┘
   └──────────┘  └──────────────┘          └──────────┘
```

It contains a USB interface block, a User I/0 block, a DDR2 SDRAM interface, a Heartbeat pulse generator, and a clock generator. The SPI Flash is used to store the design's FPGA configuration file.

The USB interface captures, interprets, and returns command and data information sent from the host PC through the FTDI USB interface to the FPGA. Commands include ping, return status, loopback data, set a User I/O pin high or low, read a User I/O pin, initialize the DDR2 SDRAM memory, and read or write the DDR2 SDRAM memory. Section 10 explains these in detail.

The User I/O block controls access to the 63 User I/O pins accessible through the top and bottom side headers. Every one of these pins can be either an input or an output. The User I/O block can configure these pins as inputs and read their state, or as outputs and drive them high or low. As a side note 48 of these User I/O pins can be configured as 24 differential pairs, 8 can be configured as global clock inputs, and 6 can be configured as regional clock inputs.

The DDR2 SDRAM interface block manages the memory's initialization, the refresh cycle, and the read and write access. Read and write access is available in 4 byte bursts. The traces between the DDR2 SDRAM and FPGA are matched within 10 mils to accommodate reliable data transfer at 266 Mbit/s (clocked at 133MHz). The interface creates and aligns the Data Strobes (DQS) based on an external feedback trace that matches two times the trace length between the FPGA and the DDR2 SDRAM. The initialization, read, and write commands are initiated by the USB interface block, and executed by the DDR2 SDRAM interface block.

The Heartbeat pulse generator takes the internal system clock and divides it down so that the on board Heartbeat LED will be turned on and off at a duration of approximately one half second.

The clock generator block receives the 66 MHz clock, and produces both the 133 MHz clocks required to run the DDR2 SDRAM memory device, and the 100 MHz clock for the remaining internal logic in the FPGA. It also handles reset and lock synchronization between internal DCM blocks.

The design occupies the following FPGA resources:

Device Utilization Summary				[-]
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	1,269	3,584	35%	
Number of 4 input LUTs	1,177	3,584	32%	
Logic Distribution				
Number of occupied Slices	1,231	1,792	68%	
Total Number of 4 input LUTs	1,249	3,584	34%	
Number of bonded IOBs				
Number of bonded	120	195	61%	
IOB Flip Flops	21			
IOB Master Pads	2			
IOB Slave Pads	2			
Number of ODDR2s used	12			
Number of BUFGMUXs	6	24	25%	
Number of DCMs	2	4	50%	
Number of RPM macros	1			

More reference designs are planned. Please contact DLP Design if you have any specific requests.

3.0 FPGA SPECIFICATIONS

The FPGA device used on the DLP-HS-FPGA is the Xilinx Spartan™ 3A: XC3S200A-4FTG256

- Part Number: XC3S200A-4FTG256C
- System Gates: 200,000
- Equivalent Logic Cells: 4,032
- CLB Array
  - o Rows: 32
  - o Columns: 16
  - o Total CLB's: 448
  - o Total Slices: 1,792
  - o Total Flip Flops: 3,584
  - o Total 4 input LUTs: 3,584
- Distributed RAM Bits: 28K
- Block RAM Bits: 288K
- Dedicated Multipliers: 16
- DCM's: 4

The DLP-HS-FPGA was designed with pin migration in mind for the Xilinx Spartan™ 3A family FPGAs using the FTG256 package. The three larger Xilinx Spartan™ 3A family FPGAs that are available in the FTG256 package can be installed on the existing DLP-HS-FPGA PCB. These are the XC3S400A, the XC3S700A, and the XC3S1400A. Contact DLP Design for details.

3.0 ABSOLUTE MAXIMUM RATINGS

Stresses above those listed here may cause permanent damage to the DLP-HS-FPGA:

Operating Temperature: 0-70°C

Voltage on Digital Inputs with Respect to Ground: -0.5V to +4.1 V

Sink/Source Current on Any I/O: 24 mA (using LVTTL as the FPGA I/O Standard)

4.0 WARNINGS

- Unplug from the host PC and power adapter before connecting to I/O on the DLP-HS-FPGA.

- Isolate the bottom of the board from all conductive surfaces.

- Observe static precautions to prevent damage to the DLP-HS-FPGA module.

5.0 BITLOADAPP SOFTWARE

Windows software is provided for use with the DLP-HS-FPGA that will load an FPGA configuration (.bit) file directly to the SPI Flash device via the USB interface. This application (shown below) will allow the user to erase the flash, verify the erasure and then program and verify the flash:

6.0 JTAG INTERFACE

The easiest way to load an FPGA configuration (.bit) file to the FPGA is to run the BitLoadApp software, then select and program a file from the local hard drive directly to the SPI flash. Once written to the SPI flash, the configuration will load to the FPGA and execute. Alternatively, a traditional JTAG header location is provided on the DLP-HS-FPGA giving the user access to the pins on the FPGA required by the development tools. (Refer to the schematic at the end of this datasheet for details.)

7.0 EEPROM SETUP / MPROG

The DLP-HS-FPGA has a dual-channel USB interface to the host PC. Channel A is used exclusively to load an FPGA configuration (.bit) file to the SPI flash. This configuration data is automatically transferred to the FPGA when power is applied to the module, or when the PROG pin is driven low and then released, by the application software. Channel B is used for communication between the FPGA and host PC at run time. A 93LC56B EEPROM connected to the USB interface IC is used to store the setup for the two channels. The parameters stored in the EEPROM include the Vendor ID (VID), Product ID (PID), Serial Number, Description String, driver selection (VCP or D2XX) and port type (UART serial or FIFO parallel).

As mentioned above, Channel A is used exclusively for loading the FPGA's configuration to the SPI flash, and Channel B is used for communication between the host PC and the DLP-HS-FPGA. As such, the D2XX drivers and 245 FIFO mode <u>must</u> be selected in the EEPROM for Channel A. Channel B <u>must</u> use the 245 FIFO mode, but can use either the VCP or D2XX drivers. The VCP drivers make the DLP-HS-FPGA appear as an RS232 port to the host application. The D2XX drivers provide faster throughput, but require working with a .lib or .dll library in the host application.

The operational modes and other EEPROM selections are written to the EEPROM using the MPROG utility. This utility and its manual are available for download from the bottom of the page at **www.dlpdesign.com**.

8.0 TEST BIT FILE

A test file is provided as a download from the DLP Design website that provides rudimentary access to the I/O features of the DLP-HS-FPGA.

The following features are provided:

- Ping

- Read the High/Low State of the Input-Only Pins

- Drive I/O Pins High/Low or Read their High/Low State

- Simple Loopback on Channel B

- Simple Read/Write of Each Address in the DDR2 SDRAM

This bit file is available from the DLP-HS-FPGA's download page. The command structure that supports these features is explained in section 10.

9.0 USB DRIVERS

USB drivers for the following operating systems are available for download from the DLP Design website at **http://www.dlpdesign.com**:

Operating System Support	
Windows Vista, Vista x64	**Mac OSX**
Windows XP, XP x64	**Mac OS9**
Windows Server 2008, x64	**Mac OS8**
Windows Server 2003, x64	**Linux**
Windows 2000	**Windows CE 4.2 – 6.0**

Notes:

1. The bit file load utility only runs on the Windows platforms.

2. The bit file load utility requires the use of USB channel A, and channel A is dedicated to this function.

2.   If you are utilizing the dual-mode drivers from FTDI (CDM2.x.x) and you want to use the Virtual COM Port (VCP) drivers, then it may be necessary to disable the D2XX drivers first via Device Manager. To do so, right click on the entry under USB Controllers that appears when the DLP-HS-FPGA is connected, select Properties, select the Advanced tab, put a check in the option for "Load VCP" and click OK. Then unplug and replug the DLP-HS-FPGA, and a COM port should appear in Device Manager under Ports (COM & LPT).

10.0 USING THE DLP-HS-FPGA

Select a power source via Header Pins 23 and 24, and connect the DLP-HS-FPGA to the PC to initiate the loading of USB drivers. The easiest way to do this is to connect Pins 23 and 24 to each other. This will result in operational power being taken from the host PC. Once the drivers are loaded, the DLP-HS-FPGA is ready for use.

Simply connect the DLP-HS-FPGA to the PC to initiate the loading of USB drivers. Once the USB drivers are loaded, the DLP-HS-FPGA is ready for use. All commands are issued as multi-byte command packets consisting of at least two bytes.

Packet Structure

You can either utilize the Test Application available from http://www.dlpdesign.com/test.shtml with the DLP-HS-FPGA (as described in Section 11), or you can write your own program in your language of choice.

If you are using the VCP drivers, begin by opening the COM port, and send multi-byte commands as shown in Table 1 below. There is no need to set the baud rate because the DLP-HS-FPGA uses a parallel interface between the USB IC and the FPGA. (The Ping command can be used to locate the correct COM port used for communicating with the DLP-HS-FPGA, or you can look in Device Manager to see which port was assigned by Windows.) If you are using the D2XX drivers as with the Test Application, no com port selection is necessary.

TABLE 1				
Command Packets				
Command Packet	**Description**	**Byte**	**Hex Value**	**Return/Comments**
Ping	Issue Ping	0	0x00	Ping Command - 0x56 will be returned indicating that the DLP-HS-FPGA is found on the selected port
Read Version / Status	Access the internal version / status registers	0	0x10	Read Version / Status Registers Command
		1	0xnn	Register Address: 0xnn = 0x00 = Board ID (0x11 = revision 1.1) 0x01 = FPGA Type ID (0x3A = Spartan™ 3A) 0x02 = Design Version ID 1 (0x09 = September) 0x03 = Design Version ID 2 (0x01 = Day) 0x04 = Design Version ID 3 (0x09 = Year) 0x05 = Design Version ID 4 (0xA1 = Version A1) 0x06 = DDR2 Status : 0x00 = Not Initialized 0x01 = Initialized
Loopback	Returns the data byte received	0	0x20	Loopback Command
		1	0xnn	The byte sent to the DLP-HS-FPGA (0xnn) will be returned back
Loopback Compliment	Returns the compliment of data byte received	0	0x21	Loopback Compliment Command
		1	0xnn	The byte sent to the DLP-HS-FPGA (0xnn) will be complimented and returned back

TABLE 1 (continued)				
Command Packets				
Command Packet	**Description**	**Byte**	**Hex Value**	**Return/Comments**
Read Pin	Read the state of one of the User I/O pins	0	0x30	Read Pin Command

		1	0x00 – 0x3E	The User I/O pin numbers are described in Table 2. User I/O pin 0xnn is read and returns:
				    0x00 = User I/O pin 0xnn is low
				    0x01 = User I/O pin 0xnn is high

Clear Pin	Force the selected User I/O pin low	0	0x40	Clear Pin Command
		1	0x00 – 0x3E	The User I/O pin numbers are described in Table 2. User I/O pin 0xnn is cleared. The specified user I/O number is returned.
Set Pin	Force the selected User I/O pin high	0	0x41	Set Pin Command
		1	0x00 – 0x3E	The User I/O pin numbers are described in Table 2. User I/O pin 0xnn is set. The specified user I/O number is returned.
Initialize Memory	Initialize DDR2 SDRAM	0	0x70	The Initialize Memory command configures the DDR2 SDRAM for access by the FPGA. <u>The memory cannot be accessed without being initialized.</u>

Memory Read	Read 4 bytes from DDR SDRAM	0	0x8n	Read 4 bytes from the DDR2 SDRAM starting with the address specified. The command byte is OR'd with the Most Significant Address bit (24).
				    n = 0 the Most Significant Address bit is low (0x80)
				    n = 1 the most Significant Address bit is high (0x81)

		1	0xah	Bits 23 – 16 of the Address to be read from
		2	0xam	Bits 15 – 8 of the Address to be read from
		3	0xal	Bits 7 – 0 of the Address to be read from Returns the 4 bytes read, followed by an echo back of the command and address data sent. **NOTE:** If the memory has not been initialized, the data returned will be invalid and the command returned will be 0xE7 indicating the error.

Memory Write	Write 4 bytes to DDR SDRAM	0	0x9n	Write 4 bytes to the DDR2 SDRAM starting with the address specified. The command byte is OR'd with the Most Significant Address bit (24).
				    n = 0 the Most Significant Address bit is low (0x90)
				    n = 1 the most Significant Address bit is high (0x91)

		1	0xah	Bits 23 – 16 of the Address to be written to
		2	0xam	Bits 15 – 8 of the Address to be written to
		3	0xal	Bits 7 – 0 of the Address to be written to
		4	0xd0	Data Byte 0 written to Address specified
		5	0xd1	Data Byte 1 written to Address specified + 1
		6	0xd2	Data Byte 2 written to Address specified + 2
		7	0xd3	Data Byte 3 written to Address specified + 3 Returns the 4 bytes written, followed by an echo back of the command and address data sent. **NOTE:** If the memory has not been initialized, the command returned will be 0xE7 indicating the error.

The USER I/O Pin Read / Set / Clear commands I/O number mapping to the physical I/O pins on the DLP-HS-FPGA board are described in the following table.

TABLE 2				
User I/O				
I/O Number	**DLP-HS-FPGA Pin**	**XC3S200A Pin**	**XC3S200A Bank**	**FPGA Pin Configurations available**
0x00 (0)	J1 pin 2	D13	0	Digital Input, Output, Differential Pair 0+
0x01 (1)	J1 pin 3	C13	0	Digital Input, Output, Differential Pair 0-
0x02 (2)	J1 pin 4	D11	0	Digital Input, Output, Differential Pair 1-
0x03 (3)	J1 pin 5	C12	0	Digital Input, Output, Differential Pair 1+
0x04 (4)	J1 pin 6	C10	0	Digital Input, Output, Differential Pair 2+, Global Clock
0x05 (5)	J1 pin 7	D9	0	Digital Input, Output, Differential Pair 2-, Global Clock
0x06 (6)	J1 pin 8	C8	0	Digital Input, Output, Differential Pair 3+, Global Clock
0x07 (7)	J1 pin 9	D8	0	Digital Input, Output, Differential Pair 3-, Global Clock
0x08 (8)	J1 pin 10	A14	0	Digital Input, Output, Differential Pair 4+
0x09 (9)	J1 pin 12	A13	0	Digital Input, Output, Differential Pair 4-
0x0A (10)	J1 pin 13	A6	0	Digital Input, Output, Differential Pair 5+
0x0B (11)	J1 pin 14	B6	0	Digital Input, Output, Differential Pair 5-
0x0C (12)	J1 pin 15	C11	0	Digital Input, Output, Differential Pair 6+
0x0D (13)	J1 pin 16	A11	0	Digital Input, Output, Differential Pair 6-
0x0E (14)	J1 pin 17	B8	0	Digital Input, Output, Differential Pair 7-, Global Clock
0x0F (15)	J1 pin 18	A8	0	Digital Input, Output, Differential Pair 7+, Global Clock
0x10 (16)	J1 pin 19	C5	0	Digital Input, Output, Differential Pair 8-
0x11 (17)	J1 pin 20	A5	0	Digital Input, Output, Differential Pair 8+
0x12 (18)	J1 pin 21	B3	0	Digital Input, Output, Differential Pair 9-
0x13 (19)	J1 pin 22	A3	0	Digital Input, Output, Differential Pair 9+
0x14 (20)	J1 pin 27	F3	3	Digital Input, Output, Differential Pair 10+
0x15 (21)	J1 pin 29	G4	3	Digital Input, Output, Differential Pair 10-
0x16 (22)	J1 pin 30	C2	3	Digital Input, Output, Differential Pair 11+
0x17 (23)	J1 pin 31	C1	3	Digital Input, Output, Differential Pair 11-
0x18 (24)	J1 pin 32	E1	3	Digital Input, Output, Differential Pair 12-
0x19 (25)	J1 pin 33	D1	3	Digital Input, Output, Differential Pair 12+
0x1A (26)	J1 pin 34	J6	3	Digital Input, Output, Differential Pair 13-
0x1B (27)	J1 pin 35	J4	3	Digital Input, Output, Differential Pair 13+
0x1C (28)	J1 pin 36	H6	3	Digital Input, Output, Differential Pair 14+
0x1D (29)	J1 pin 37	H5	3	Digital Input, Output, Differential Pair 14-
0x1E (30)	J1 pin 38	M4	3	Digital Input, Output, Differential Pair 15-
0x1F (31)	J1 pin 39	N3	3	Digital Input, Output, Differential Pair 15+
0x20 (32)	J1 pin 41	E3	3	Digital Input, Output, Differential Pair 16+
0x21 (33)	J1 pin 42	E2	3	Digital Input, Output, Differential Pair 16-
0x22 (34)	J1 pin 43	H3	3	Digital Input, Output, Differential Pair 17+
0x23 (35)	J1 pin 44	J3	3	Digital Input, Output, Differential Pair 17-

	TABLE 2 (Continued)			
	User I/O			
I/O Number	DLP-HS-FPGA Pin	XC3S200A Pin	XC3S200A Bank	FPGA Pin Configurations available
0x24 (36)	J1 pin 45	K1	3	Digital Input, Output, Differential Pair 18-, Regional Clock
0x25 (37)	J1 pin 46	K3	3	Digital Input, Output, Differential Pair 18+, Regional Clock
0x26 (38)	J1 pin 47	P1	3	Digital Input, Output, Differential Pair 19-
0x27 (39)	J1 pin 48	N2	3	Digital Input, Output, Differential Pair 19+
0x28 (40)	J1 pin 49	T9	2	Digital Input, Output, Global Clock
0x29 (41)	J4 pin 1	B15	0	Digital Input, Output
0x2A (42)	J4 pin 3	A12	0	Digital Input, Output
0x2B (43)	J4 pin 5	B10	0	Digital Input, Output, Differential Pair 20+
0x2C (44)	J4 pin 7	A10	0	Digital Input, Output, Differential Pair 20-
0x2D (45)	J4 pin 9	A9	0	Digital Input, Output, Global Clock
0x2E (46)	J4 pin 11	N1	3	Digital Input, Output
0x2F (47)	J4 pin 13	E7	0	Digital Input, Output
0x30 (48)	J4 pin 15	C4	0	Digital Input, Output
0x31 (49)	J4 pin 17	C7	0	Digital Input, Output
0x32 (50)	J4 pin 19	K4	3	Digital Input, Output
0x33 (51)	J4 pin 21	R1	3	Digital Input, Output
0x34 (52)	J4 pin 2	A7	0	Digital Input, Output
0x35 (53)	J4 pin 4	A4	0	Digital Input, Output, Differential Pair 21+
0x36 (54)	J4 pin 6	B4	0	Digital Input, Output, Differential Pair 21-
0x37 (55)	J4 pin 8	F1	3	Digital Input, Output, Differential Pair 22+
0x38 (56)	J4 pin 10	G1	3	Digital Input, Output, Differential Pair 22-
0x39 (57)	J4 pin 12	H1	3	Digital Input, Output, Regional Clock
0x3A (58)	J4 pin 14	J1	3	Digital Input, Output, Regional Clock
0x3B (59)	J4 pin 16	L1	3	Digital Input, Output
0x3C (60)	J4 pin 18	M1	3	Digital Input, Output
0x3D (61)	J4 pin 20	M3	3	Digital Input, Output, Differential Pair 23+
0x3E (62)	J4 pin 22	L4	3	Digital Input, Output, Differential Pair 23-
SUSPEND	J4 pin 23	R16	1	Force Suspend Mode (when enabled)
AWAKE	J4 pin 24	T11	2	Return from Suspend Mode operation
+5V IN	J1 pin 23	-	-	+5V input to the DLP-HS-FPGA
+5V USB	J1 pin 24	-	-	+5V supplied by Host PC USB Port
+3.3V OUT	J1 pin 28, J4 pin 26	-	-	+3.3V supplied by on board DLP-HS-FPGA regulator after module enumerated
GND	J1 pin 1, J1 pin 11, J1 pin 25, J1 pin 26, J1 pin 40, J1 pin 50, J4 pin 25	-	-	Ground

11.0 USING THE DLP TEST APPLICATION [optional]

The user can design their own application interface to send the USB commands to the DLP-HS-FPGA module, or utilize the test application tool available from DLP Design. The DLP Test Application is available in a free version for download from the DLP Design website (http://www.dlpdesign.com/test.shtml). Using this tool single and multi-byte commands can be sent to the DLP-HS-FPGA board.

Once installed the test application is used as follows:

The commands used to interface to the DLP-HS-FPGA are detailed in Section 10 of this datasheet.

12.0 MECHANICAL DIMENSIONS IN INCHES (MM) (PRELIMINARY)

13.0 SCHEMATICS

The schematics for the DLP-HS-FPGA are included on the following three pages.

PRELIMINARY
DLP-HS-FPGA
v1.2
Page 1

DLP-HS-FPGA Schematic — Page 2

1.8V REGULATOR
200mA Maximum
TPS79318DBVR / SOT23-5
U7
IN, GND, EN, BYPASS, OUT (pins 1,2,3,4,5)
C15 2.2 uF 0603
C14 0.01uF 0603
1V8

1.2V REGULATOR
1.5A Maximum
U8 STI S03 DFN6
VIN_SW, VIN_A, INHIBIT, GND, SW, FB
C23 4.7uF 0603
C22 2.2 uF TANT
L1 3.3uH
R14 0
R15 49.9K 1%
DNS
Q3 IRLML6401
C20 0.1uF 0603
R30 100 5%
C42 0.1uF 0603
R12 220K 5%
1V2
2.5 mS ramp up
VCCSW

DDR II parallel terminations

RN1 DNS — CAT25-500uALF 50 Ohm
VTT_0V9, DDR2_A9, DDR2_RFU_A14, DDR2_A5, DDR2_A1
DDR2_A12, DDR2_A7, DDR2_A3, DDR2_WEn, VTT_0V9

RN2 DNS — CAT25-500uALF 50 Ohm
VTT_0V9, DDR2_CASn, DDR2_A0, DDR2_CSn, DDR2_RASn
DDR2_RFU_A13, DDR2_A8, DDR2_ODT, DDR2_A2, VTT_0V9

RN3 DNS — CAT25-500uALF 50 Ohm
VTT_0V9, DDR2_A6, DDR2_A11, DDR2_RFU_A15, DDR2_CKE
DDR2_RFU_BA2, DDR2_BA1, DDR2_BA0, DDR2_A4, VTT_0V9

R18 50 DNS — DDR2_A10

Clock
Y2 FXO-HC7-50MHZ
EN, OUT, VDD, GND
R1 27
CLKIN
C76 0.1uF
VCCSW

SPI Flash
U4 M25P20
VCC, SSS, Din, Dout, C, W, HOLD
SPI_MOSI, SPI_DIN, SPI_CSO_B, SPI_CLK
VCCSW
R5 4.7K
R8 4.7K
R10 4.7K
VCCSW

J3 Xilinx Parallel Cable Header
DNS
TDI, TDO, TMS, TCK
VCCSW
R11 4.7K DNS
R9 4.7K DNS

Decoupling capacitors (VCCINT bank)
C68 0.01uF
C67 0.1uF
C66 0.01uF
C65 0.1uF
C64 0.01uF
C63 0.1uF
C62 2.2 uF 0603
1V2

Decoupling capacitors (VCCAUX bank)
C71 0.01uF
C70 0.1uF
C32 0.01uF
C13 0.1uF
C69 2.2 uF 0603
VCCSW

U5F — XC3S200A_FT256
VCCINT: G7, H8, K8, G9, J9, K10
VCCAUX: F5, M6, E11, L12
GND: A1, T1, F2, K2, C3, P3, E5, M5, F6, B7, K7, G8, J8, H9, K9, G10, B10, L11, E12, M12, C14, P14, G15, A16, L15, T16

U6 — LP2997 SOIC8
AVIN, PVIN, VDDQ, SD#, VREF, VTT, VSENSE, GND
VREF_0V9
VTT_0V9
C74 0.1uF
C73 22uF
C72 2.2 uF
C75 0.1uF
VCCSW
1V8
Use Ceramic caps

J2 — Traditional JTAG
JTAG_TCK, JTAG_DOUT, JTAG_DIN, JTAG_TMS
VCCSW
DNS

U5E — XC3S200A_FT256
TDI, TMS, TDO, TCK, PROG_B
B1, R2, T15, B16, A15, A2
JTAG_DIN, JTAG_TMS, LED0_DONE, JTAG_DOUT, JTAG_TCK, SPI_PROG
D2 GREEN
R25 360
VCCSW
SPI_PROG_B
JP1 PROG
DNS
R21 4.7K
VCCSW

Use Ceramic caps

Title Block
PRELIMINARY
DLP-HS-FPGA
V1.2
Page 2
DLP Design

PRELIMINARY

DLP-HS-FPGA

v1.2

Page 3

Suspend powered by Vccaux (3.3V)

14.0 DISCLAIMER

© DLP Design, Inc., 2000-2009

Neither the whole nor any part of the information contained herein nor the product described in this manual may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder.

This product and its documentation are supplied on an as-is basis, and no warranty as to their suitability for any particular purpose is either made or implied. DLP Design, Inc. will not accept any claim for damages whatsoever arising as a result of the use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury.

This document provides preliminary information that may be subject to change without notice.

15.0   CONTACT INFORMATION

DLP Design, Inc.
1605 Roma Lane
Allen, TX 75013

Phone: 469-964-8027
Fax: 415-901-4859
Email Sales: sales@dlpdesign.com
Email Support: support@dlpdesign.com
Website URL: http://www.dlpdesign.com