



# Description

The NIS5135 is a self-protected resettable electronic fuse designed for consumer applications such as hard disk drives to industrial applications to enhance system reliability against catastrophic and shutdown failures.

To support a wide range of demanding applications, the design has been optimized to operate over the supply range of 3.1V to 18V. For robustness and protection, the device integrates a low R<sub>DS(ON)</sub> NMOS buffer power device along with an undervoltage lockout, overvoltage clamp, a current limit, a dv/dt control and a thermal shutdown circuit. The overvoltage circuit limits the output voltage without shutting the device down to allow the load to continue operating during overvoltage. Thermal shutdown can be either latching type (NIS5135MN1) or auto-retry type (NIS5135MN2).

# Features


- 3.1V to 18V Operating Input Voltage
- Integrated NMOS Power Device with R<sub>DS(ON)</sub> of 30mΩ Typical
- Internal Current Limit No External Current Sense Resistor in Load Path
- Undervoltage Lockout
- Over Voltage Clamp (NIS5135MN1 and NIS5135MN2)
- Thermal Shutdown
- -40°C to +150°C Operating Junction Temperature
- ESD Ratings: HBM > 1500V; MM 200V
- Small Low Profile U-DFN3030-10 package
- Totally Lead Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant. Notes:

- 2. See http://www.diodes.com/quality/lead\_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



## **Pin Assignments**



# Applications

- Hard Disk Drives
- Solid State Drives (SSD)
- Set-top Boxes
- DVDs and Blu-ray Disc Drivers
- Mother Board Power Management
- Printer Load Power Management
- Fan Drives



# **Typical Application Circuits**




Figure 3. Application Circuit with Common Thermal Shutdown




# **Pin Descriptions**

Pin Number	Pin Name	Function
1 to 5	Source	The internal NMOS power device's Source pins: These pins are the Source of internal power device and also the output terminal of the electronic fuse.
6	NC	No internal connection to device Internal NMOS power device turn-on time adjustment pin: If this pin is left unconnected, the internal capacitor ensures the turn-on ramp is over a period of 2ms typical. If an additional delay is required, connect a capacitor from this pin to the ground.
7	I <sub>LIMIT</sub>	Current limit setting pin: A resistor between Source pins and this pin sets the overload and short-circuit current limit thresholds.
8	Enable/Fault	Tri-state bi-directional interface pin: The output can be disabled by pulling this pin to ground through an open drain or an open collector. Additionally, this pin output goes to an intermediate state to indicate that the device is in thermal shutdown state. This pin can also be connected together with other NIS5135 devices to cause a system-wide simultaneous shutdown during thermal events.
9	dv/dt	Internal NMOS power device turn-on time adjustment pin: If this pin is is left unconnected, the internal capacitor ensures the turn-on ramp is over a period of 2ms typical. If an additional delay is required, connect a capacitor from this pin to the ground.
10	GND	Ground pin
Exposed PAD	V <sub>DD</sub>	Positive input voltage to the device



# Functional Block Diagram





## **Absolute Maximum Ratings** (Note 4) (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Characteristic	Value	Unit		
M	Input Voltage in Steady State Operating Conditions (Note 5)		-0.6 to +18	V	
V <sub>DD</sub>	Input Voltage - Transient (100ms)	-0.6 to +25	v		
θја	Junction to Air Thermal Resistance	0.1 in <sup>2</sup> (Note 6)	227		
		0.5 in <sup>2</sup> (Note 6)	95		
$\theta_{JL}$	Junction to Lead Thermal Resistance	27	°C/W		
θJC	Junction to Case Thermal Resistance	20			
PDMAX	Package Power Dissipation at $T_A = +25^{\circ}C$	1.3	W		
_	Thermal Derating Above +25°C	10.4	mW/°C		
Ts	Storage Temperature Range	-55 to +155	°C		
TJ	Operating Junction Temperature (Note 7)	-40 to +150	°C		
TL	Lead Temperature During Soldering (10s)	+260	°C		

Notes: 4. Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by expective to absolute maximum rating for extended periods of time.

reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time. 5. Negative voltage will not damage the device provided that the power dissipation is within the package dissipation rating.

6. 1 oz copper on double sided FR-4 PCB.

7. Thermal limit is set above the maximum thermal rating. It is not recommended to operate the device at temperature above the maximum rating for extended period.

### **Recommended Operating Conditions**

Symbol	Characteristic	Test Condition	Rating	Unit
V <sub>DD</sub>	Supply Voltage	Operating	3.1 to 18.0	V
TJ	Operating Juntion Temperature Range	Operating	-40 to +150	°C






# **Electrical Characteristics** ( $V_{DD}$ = 5V, $C_L$ = 70 $\mu$ F, dv/dt pin open, $R_{LIMIT}$ = 10 $\Omega$ , and $T_A$ = +25°C, unless otherwise noted.)

Symbol	Characteristic	Test Condition	Min	Тур	Max	Unit	
Device	1		1				
I <sub>BIAS</sub>	Bias Current	Device Operational	—	0.8	1.5	mA	
IBIAS_SD	Bias Current during Shutdown	Device Shutdown	—	0.4	_	mA	
V <sub>DD_MIN</sub>	Minimum Operating Voltage Once Successfully Started Up	_	_	_	3.1	V	
NMOS Powe	er Device		•				
t <sub>DLY</sub>	Chip Enable Dealy Time	Enabling of the IC to $I_D = 100 \text{mA}$ (with 1A resistive load)	-	220	-	μs	
Р	NMOS Drain to Source Kelvin ON	NMOS fully on	20	30	40	mΩ	
R <sub>DS(ON)</sub>	Resistance (Note 8)	NMOS fully on, T <sub>J</sub> = +140°C	_	45	_	11122	
V <sub>OUT_OFF</sub>	Off State Output Voltage	$V_{DD} = 10V, V_{GS} = 0V, R_L = \infty$	-	0.05	0.2	V	
ID	Continuous Current (Note 9)	$T_A = +25^{\circ}C$ , 0.5 in. <sup>2</sup> pad $T_A = +80^{\circ}C$ , min copper		3.6 1.7	-	А	
	Output Capacitance	$V_{DS} = 12V, V_{GS} = 0V, f = 1MHz$		230		pF	
dv/dt Ramp		VD5 - 12V, VG5 - 0V, I - 11VII 12	l	200		ν	
tslew	Output Voltage Ramp Time	Device enable to V <sub>DS</sub> = 11.7V	0.7	1.4	2.4	ms	
VC MAX	Maximum Capacitor Voltage	_		_	V <sub>DD</sub>	V	
	voltage Protection						
Vuvlo	Undervoltage Lockout Threshold	Turn on, Voltage rising	3.2	3.6	4.0	V	
VUVLO HYST	Undervoltage Lockout Hysteresis	_	-	0.40	_	V	
V <sub>CLAMP</sub>	Overvoltage Clamp Limit (Note 10)	During over voltage protection, V <sub>DD</sub> = 18V	5.95	6.65	7.35	V	
Current Lim	it						
I <sub>LIMIT_SS</sub>	Kelvin Short Circuit Current Limit (Note 11)	R <sub>LIMIT</sub> = 11Ω	2.3	3.1	4.4	А	
I <sub>LIMIT_OL</sub>	Kelvin Over Load Current Limit (Note 11)	R <sub>LIMIT</sub> = 11Ω	_	3.5	_	А	
Thermal Pro	tection		1				
T <sub>SD</sub>	Thermal Shutdown Junction Temperature Threshold (Note 9)	Temperature rising	+150	+175	+200	°C	
T <sub>SD_HYST</sub>	Thermal Shutdown Hysteresis in Non Latching Devices		_	+45	_	°C	
Enable/Faul							
Ven_low	Enable Logic Level Low Voltage	Output disabled	0.35	0.58	0.81	V	
Ven_mid	Enable Logic Level Mid Voltage	Output disabled, Thermal fault	0.82	1.4	1.95	V	
Ven_hi	Enable Logic Level High	Output enabled	1.96	2.64	3.3	V	
V <sub>EN_MAX</sub>	High State Maximum Voltage		3.4	4.3	5.3	V	
I <sub>EN_SINK</sub>	Logic Low Sink Current	V <sub>ENABLE</sub> = 0V	—	-12	-20	μA	
I <sub>EN_LKG</sub>	Logic High Leakage Current for External Switch	V <sub>ENABLE</sub> = 3.3V	_	—	1.0	μA	
Fanout	Maximum Fanout – Number of device that can be connected together to this pin for simultaneous shutdown	_	_	_	3.0	Units	

8. Pulse test with pulse width of 300µs, duty cycle 2%.
9. This parameter is not tested in production. It is guaranteed by design, process control and characterization.
10. Overvoltage clamp feature is available on in NIS5135MN1 and NIS5135MN2 versions.
11. Refer to application note on explanation on short circuit and overload conditions.



# **Performance Characteristics**






# Performance Characteristics (Cont.)

## Power Device ON Resistance (R<sub>DS(ON)</sub>) vs. V<sub>CC</sub>







# Application Note

The NIS5135 is a self-protected, resettable electronic fuse. It monitors the input and output voltage, the output current and the die temperature. When the NIS5135 is powered up it will ramp up the output voltage based on the dv/dt setting (see description below) and current will begin to flow. The device current limit can be set with an external resistor, the ramp rate (dv/dt) can be adjusted with an external capacitor. The Overvoltage Clamp, Undervoltage Lockout and Thermal Protection are internally set.

#### **Power Supply Considerations**

Placing a high-value electrolytic capacitor or X7R (X5R) ceramic capacitor between  $V_{DD}$  to GND (10µF) and Source to GND (70µF) as close to the device as possible is highly recommended. This precaution reduces power-supply transients that may cause ringing on the input and load transients that may cause output voltage falls below input voltage resulting device over-heat.

#### **Current Limit**

The NIS5135 incorporates a sensefet with a reference and amplifier to control the current in the device. The sensefet uses a small fraction of the load current to measure the actual current. This reduces the losses as a smaller sense resistor can be used. The current can be measured directly with the  $R_s$  resistor connected between the load and the  $I_{LIMIT}$  pin (see Figure 1). That method includes the resistance of the bond wires in the current limiting circuit. A Kelvin connection (see Figure 2) can be used also; in that case one of the 5 source pins will be used and the voltage is measured on the die, eliminating the bond wire resistance. That reduces the Source pins to the load to four and therefore increases the on-resistance of the effuse to the load.

#### Overvoltage Clamp

The NIS5135MN1 and NIS5135MN2 monitor the input voltage and clamp it once it exceeds 6.65V. This will allow for transient on the input for short periods of time. If the input voltage stays above 6.65V for extended time the voltage drop across the FET with the load current will increase the die temperature and the thermal shutdown feature will protect the device and shut it down.

#### Undervoltage Lock Out

The input voltage of the NIS5135 is monitored by an UVLO circuit (undervoltage lockout) if the input voltage drops below this threshold the output transistor will be pulled into a high impedance state.

#### dv/dt

The NIS5135 has an integrated control circuit that forces a linear ramp on the output voltage raise regardless of the load impedance. Without connecting a capacitor on the dv/dt pin the ramp time is roughly 2ms. Adding an external capacitor can increase this ramp rate. The internal current source of 90µA will charge the external capacitor at a slow rate. It is recommended to utilize a ceramic capacitor.

The ramp time can be determined with the following equation:

F

$$t_{ramp} = 30e^6(50pF + C_{ext})$$

$$C_{ext} = \frac{t_{ramp}}{30e^6} - 50p$$

C<sub>ext</sub> in Farad t<sub>ramp</sub> in seconds

The ramp-up circuit is discharged and V<sub>OUT</sub> starts from 0V when the units shut down after a fault, enable shutdown or input power cycle.

#### Enable/Fault

The NIS5135 has a tri state Enable/Fault pin. It is used to turn on and off the device with high and low signals from a GPIO, but can also indicate a thermal fault. When the Enable/Fault pin is pulled low, the output is turned off. When the Enable/Fault pin is pulled high, the output is turned on. In the event of a thermal fault, the Enable/Fault pin will be pulled low to an intermediate voltage by an internal circuit. This can be used to chain up to 4 NIS5135 together that during a thermal shut down the linked devices turn off as well.

Due to this fault indication capability, it should not be connected to any type of logic with an internal pull up device.

The NIS5135MN1 connected to a 2<sup>nd</sup> device will latch off until the Enable/Fault pin has been pulled to low and then allowed to go back up to a high signal, or if the power has been cycled. Once the part starts up again it will go through the start up ramp determined by the internal circuit or based on the externally connected capacitor on pin dv/dt.

The MN2 devices will auto restart once the part that indicated a thermal shutdown has cooled down. It will also go through the start up ramp.

9 of 13 www.diodes.com



# Application Note (Cont.)

#### Enable/Fault (Cont.)




Figure 4. Enable/Fault Signal Levels

#### **Thermal Protection**


The NIS5135 has an integrated temperature sensing circuit that protects the die in the event of over temperature. The trip point has been intentionally set high at +175°C to allow for increased trip times during high power transient events. The NIS5135 will shut down current flow to the output when the die temperature reaches +175°C. The NIS5135MN1 will restart after the Enable pin has been toggled or the input power has been cycled. The NIS5135MN2 will auto restart after the die temperature has been reduced by -45°C.


Even though the thermal trip point has been set high to allow for high current transients the circuit design should accomplish best thermal performance with good thermal layout of the PCB. It is not recommended to operate NIS5135 above +150°C over extended periods of time.





## Ordering Information





U-DFN3030-10				
Dim	Min	Max	Тур	
Α	0.57	0.63	0.60	
A1	0	0.05	0.02	
A3 -		1	0.15	
b	0.20	0.30	0.25	
D	2.90	3.10	3.00	
D2	2.30	2.50	2.40	
e	-	-	0.50	
ш	2.90	3.10	3.00	
E2	1.50	1.70	1.60	
L	0.25	0.55	0.40	
Z	-	-	0.375	
All Dimensions in mm				




NIS5135

# Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

U-DFN3030-10



Note: 12. The taping orientation of the other package type can be found on our website at http://www.diodes.com/datasheets/ap02007.pdf.



#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2017, Diodes Incorporated

#### www.diodes.com