### 1.3MHz, Dual 1.0A Synchronous Step-down Converters

## AP3421/A/B

## General Description

The AP3421/A/B is a fully integrated dual output voltage regulator. The two converters are current mode and internally compensated. The converters include integrated control and synchronous rectifier switches. The outputs are both rated for up to 1 A . Both outputs are adjustable using external resistors.

The step-down converters operate at 1.3 MHz fixed switching frequency under normal load and in a pulse skipping mode for light loads. The switching clock is shifted $180^{\circ}$ for SW2. The E/S pin provides an enable function and allows the converter to be synchronized to an external clock. With E/S held low, the AP3421/A/B draws less than $10 \mu \mathrm{~A}$ current.

In the start-up sequence, the VO1 output is designed to precede the VO2 output. The two outputs have controlled start-up sequence.

Power On Reset (POR) function is provided by means of an open-drain output present on the POR pin. The POR function monitors VMON, FB1 and FB2, and pulls low if any of these begin to drop out. The POR is internally deglitched and provides a delayed recovery/reset time.

The AP3421/A/B provides peak over-current protection, short circuit protection and thermal shutdown. Discharge-Before-Turn-On discharges the outputs completely before soft-starting to always bring them up in the proper sequence at start-up or after a POR (For AP3421/A only).

The AP3421/A/B is available in DFN-3 $\times 3-10$ package.

## Features

- $\mathrm{V}_{\mathrm{O1}}=1.8$ to 3.6 V at 1 A
- $\mathrm{V}_{\mathrm{O} 2}=1.0$ to 3.6 V at 1 A
- Switching Frequency: 1.3 MHz
- $180^{\circ}$ Phase Shifted Switching
- No Rectifier Diode Required
- Optional External Clocking ( $2 \times$ Clock Required)
- Light Load Pulse Skipping
- Enable/Sleep State
- Internal Soft-start
- Open-drain Power On Reset Monitors Input and
- Outputs
- Discharge-Before-Turn-On (For AP3421/A)
- Pre-bias Function (For AP3421B)
- Peak Over Current Protection
- Short Circuit Protection
- Over Temperature Shutdown


## Applications

- Hard Disk Drivers
- Set Top Boxes


DFN-3×3-10

Figure 1. Package Type of AP3421/A/B

## Pin Configuration



Figure 2. Pin Configuration of AP3421/A/B (Top View)

## Pin Description

| Pin Number | Pin Name | Function |
| :---: | :---: | :--- |
| 1 | FB2 | Feedback from VO2. Connect voltage divider to the <br> load side of VO2 output inductor-capacitor filter |
| 2 | AVIN | Analog power input. Connect a 1 $\mu$ F ceramic capacitor <br> between this pin and AGND |
| 3 | PVIN | Control MOSFET switch power input. Connect a 10 $\mu \mathrm{F}$ <br> ceramic capacitor between this pin and PGND, as close <br> to the IC as possible |
| 4 | SW2 | VO2 synchronous buck switching output. Connect to <br> VO2 inductor |
| 5 | PGND | Power ground connection. Synchronous rectifier <br> MOSFET source. Provide a star connection between <br> this pin, VO1, VO2 filter capacitor returns, VIN input <br> capacitor return, and AGND. Keep the star connection <br> as close to the IC as possible |
| 6 | SW1 | VO1 synchronous buck switching output. Connect to <br> VO1 inductor |
| 7 | Enable/Synchronization. Pulling this pin high statically <br> enables the IC and pulling the pin low statically will <br> shut down the IC. Applying a pulse to this pin will <br> synchronize SW1 and SW2 switching frequency to $1 / 2$ <br> the external clock frequency |  |

### 1.3MHz, Dual 1.0A Synchronous Step-down Converters

## Pin Description (Continued)

| Pin Number | Pin Name | Function |
| :---: | :---: | :--- |
| 8 | POR | Power on reset output pin. Monitors FB1, FB2 output <br> voltage levels and VIIN. POR is pulled low if an output <br> voltage drop is detected on FB1 or FB2 or VIN, and is <br> Hi-Z during normal operation |
| 9 | VMON | Voltage monitor-supervisor for one external voltage <br> (could be input voltage). The POR output is triggered if <br> this output falls below the VMON threshold |
| 10 | FB1 | Feedback from VO1. Connect voltage divider to the <br> load side of VO1 output inductor-capacitor filter |
| 11 | AGND | Signal ground connection. Provide a star connection <br> between this pin and PGND pin |

## Functional Block Diagram



Figure 3. Functional Block Diagram of AP3421/A/B

### 1.3MHz, Dual 1.0A Synchronous Step-down Converters

AP3421/A/B

## Ordering Information



Blank: AP3421
Package
DN: DFN-3×3-10

| Package | Temperature <br> Range | Part Number | Marking ID | Packing Type |
| :---: | :---: | :--- | :--- | :---: |
| DFN-3×3-10 | -40 to $85^{\circ} \mathrm{C}$ | AP3421DNTR-G1 | BCB |  |
|  |  | AP3421ADNTR-G1 | BDD |  |
|  |  | AP3421BDNTR-G1 | BDE |  |

BCD Semiconductor's Pb-free products, as designated with "G1" suffix in the part number, are RoHS compliant and green.

## Absolute Maximum Ratings (Note 1)

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to 7 | V |
| Feedback Voltage | $\mathrm{V}_{\mathrm{FB}}$ | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| E/S Pin Voltage | $\mathrm{V}_{\mathrm{E} / \mathrm{S}}$ | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| SW1, SW2 Pin Voltage | $\mathrm{V}_{\mathrm{SW}}$ | $\mathrm{V}_{\mathrm{PGND}}-1$ to $\mathrm{V}_{\mathrm{IN}}+1$ | V |
| Thermal Resistance | $\theta_{\mathrm{JA}}$ | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | -25 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10sec) | $\mathrm{T}_{\mathrm{LEAD}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

## Recommended Operating Conditions

| Parameter | Symbol |  | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{AP3421}$ | 4.5 | 5.5 | V |
|  |  | $\mathrm{AP} 3421 \mathrm{~A} / \mathrm{B}$ |  | 3.0 |  | 5.5 |
| VO1 Maximum Output Current | $\mathrm{I}_{\mathrm{O} 1}(\mathrm{Max})$ |  | 1 |  | A |
| VO2 Maximum Output Current | $\mathrm{I}_{\mathrm{O} 2}(\mathrm{Max})$ |  | 1 |  | A |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

### 1.3MHz, Dual 1.0A Synchronous Step-down Converters <br> AP3421/A/B

## Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{E} / \mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter |  |  | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Input Voltage |  | $\mathrm{V}_{\text {IN }}$ | AP3421 |  | 4.5 | 5.0 | 5.5 | V |
|  |  | AP3421A/B |  | 3.0 | 3.3 | 5.5 |  |
| Supply Current |  |  |  | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{FB} 2}=1.2 \mathrm{~V}$ |  |  | 1.0 | mA |
| Shutdown Supply Current |  |  | $\mathrm{I}_{\text {SHDN }}$ | $\mathrm{V}_{\text {E/S }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Under Voltage Lockout Threshold |  |  | AP3421 | Rising Edge | 3.0 | 3.5 | 4.0 | V |
|  |  |  | AP3421A/B |  | 2.4 | 2.7 | 3.0 |  |
| Under Voltage Lockout Hysteresis |  |  | $\mathrm{V}_{\text {HuvLo }}$ |  |  | 300 |  | mV |
| POR Threshold VMON |  |  | $\mathrm{V}_{\text {VMon_POR }}$ | $\mathrm{V}_{\text {VMON }}$ Falling | 0.97 | 1.00 | 1.03 | V |
| Feedback Voltage |  |  | $\mathrm{V}_{\mathrm{FB} 1}, \mathrm{~V}_{\text {FB2 }}$ |  | 0.975 | 1.0 | 1.025 | V |
| Switch Current Limit |  |  | $\mathrm{I}_{\text {LIM1 }}$ |  | 1.2 | 1.6 |  | A |
|  |  |  | $\mathrm{I}_{\text {LIM2 }}$ |  | 1.2 | 1.6 |  |  |
| Oscillator Frequency |  |  | $\mathrm{f}_{\text {OSC1 }}, \mathrm{f}_{\text {osc2 }}$ |  | 1.0 | 1.30 | 1.60 | MHz |
| Soft-start Time |  |  | $\mathrm{t}_{\text {SS_FB1 }}$ |  | 0.5 | 1.0 | 2.0 | ms |
| POR Threshold FB1 |  |  | $\mathrm{V}_{\text {FB1_POR }}$ | FB11Falling1 | 86 | 89 | 92 | \% $\mathrm{V}_{\text {FB1 }}$ |
| POR Threshold FB2 |  |  | $\mathrm{V}_{\text {FB2_POR }}$ | FB21Falling1 | 86 | 89 | 92 | $\% \mathrm{~V}_{\mathrm{FB} 2}$ |
| Discharge Complete Threshold (AP3421/A) |  | $\mathrm{V}_{\text {FB1_DCT }}$ |  | FB1 Level Where Discharge Cycle Is Terminated | 50 | 75 | 100 | mV |
| E/S Pin Threshold |  |  | $\mathrm{V}_{\text {En_L }}$ |  | 0.6 |  |  | V |
|  |  |  | $\mathrm{V}_{\text {EN_H }}$ |  |  |  | 1.5 |  |
| Frequency Lock-in Range |  |  | $\mathrm{f}_{\text {E/S_MIN }}$ | $\mathrm{f}_{\text {SWITCHING }}=50 \% \times \mathrm{f}_{\mathrm{E} / \mathrm{S}}$ <br> When Externally Clocked |  |  | 1.5 | MHz |
|  |  |  | $\mathrm{f}_{\text {E/S_MAX }}$ |  | 3.0 |  |  |  |
| POR Assert Delay Time |  |  | $\mathrm{t}_{\text {por_delay }}$ | Fault Flag Set to POR Pull Low | 10 | 25 | 40 | $\mu \mathrm{S}$ |
| POR Release Delay Time |  |  | $\mathrm{t}_{\text {POR_HoLD }}$ | Fault Flag Reset to POR Hi-Z State | 10 | 20 | 30 | ms |
| POR Low Voltage |  |  | V POR_Low | POR Sinking 4mA |  |  | 300 | mV |
| VO2 Start Threshold (AP3421/A ) |  | $\mathrm{V}_{\text {FB1_ST }}$ |  | FB1 Rising Voltage for FB2 to Initiate Soft-start | 86 | 89 | 92 | \% $\mathrm{V}_{\text {FB1 }}$ |
| SW1, SW2 Discharge Resistance |  | $\mathrm{R}_{\text {STop_SW } 1,2}$ |  | Discharge1Resistance for SW1, SW2 | 15 | 30 | 45 | $\Omega$ |
| Internal <br> MOSFET on Resistance | $\begin{aligned} & \text { AP3421, } \\ & \text { AP3421A/B } \end{aligned}$ |  | $\mathrm{R}_{\text {DS_SW1_U }}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{II}}=5.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \end{aligned}$ |  | 277 |  | $\mathrm{m} \Omega$ |
|  |  |  | $\mathrm{R}_{\text {DS_Sw2_U }}$ |  |  | 260 |  |  |
|  |  |  | $\mathrm{R}_{\text {DS_SW1_L }}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{SW}}=-100 \mathrm{~mA} \end{aligned}$ |  | 249 |  |  |
|  |  |  | $\mathrm{R}_{\text {DS_SW2_L }}$ |  |  | 160 |  |  |
|  | AP3421A/B |  | $\mathrm{R}_{\text {DS_SW1_U }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \end{aligned}$ |  | 300 |  |  |
|  |  |  | $\mathrm{R}_{\text {DS_SW2_U }}$ |  |  | 280 |  |  |
|  |  |  | $\mathrm{R}_{\text {DS_SW1_L }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{SW}}=-100 \mathrm{~mA} \end{aligned}$ |  | 260 |  |  |
|  |  |  | $\mathrm{R}_{\text {DS_SW2_L }}$ |  |  | 180 |  |  |
| Thermal Shutdown Threshold |  |  | $\mathrm{T}_{\text {OTSD }}$ |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  | $\mathrm{T}_{\text {HYS }}$ |  | 10 | 20 | 30 | ${ }^{\circ} \mathrm{C}$ |

1.3MHz, Dual 1.0A Synchronous Step-down Converters

## AP3421/A/B

## Typical Performance Characteristics

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{E} / \mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=1.2 \mathrm{~V}, \mathrm{~L} 1=\mathrm{L} 2=3.3 \mu \mathrm{H}, \mathrm{C} 1=\mathrm{C} 3=10 \mu \mathrm{~F}, \mathrm{C} 2=\mathrm{C} 2 \prime=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.


Figure 4. SW1, SW2 Frequency vs. Input Voltage


Figure 6. Current Limit 1 vs. Temperature


Figure 5. Supply Current vs. Temperature


Figure 7. Current Limit 2 vs. Temperature

### 1.3MHz, Dual 1.0A Synchronous Step-down Converters <br> AP3421/A/B

## Typical Performance Characteristics (Continued)

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{E} / \mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=1.2 \mathrm{~V}, \mathrm{~L} 1=\mathrm{L} 2=3.3 \mu \mathrm{H}, \mathrm{C} 1=\mathrm{C} 3=10 \mu \mathrm{~F}, \mathrm{C} 2=\mathrm{C} 2 \prime=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.


Figure 8. VO1 Voltage vs. Output Current


Figure 10. VO1 Efficiency vs. Output Current


Figure 9. VO2 Voltage vs. Output Current


Figure 11. VO2 Efficiency vs. Output Current

Preliminary Datasheet

### 1.3MHz, Dual 1.0A Synchronous Step-down Converters AP3421/A/B

## Typical Performance Characteristics (Continued)

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{E} / \mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=1.2 \mathrm{~V}, \mathrm{~L} 1=\mathrm{L} 2=3.3 \mu \mathrm{H}, \mathrm{C} 1=\mathrm{C} 3=10 \mu \mathrm{~F}, \mathrm{C} 2=\mathrm{C} 2{ }^{\prime}=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.



Time $4 \mathrm{~ms} / \mathrm{div}$

Figure 12. Start-up from VIN


Time $400 \mu \mathrm{~s} / \mathrm{div}$

Figure 13. Power-down from VIN


Time $100 \mu \mathrm{~s} / \mathrm{div}$


Time $100 \mu \mathrm{~s} / \mathrm{div}$

Figure 14. Load Transient $\left(\mathrm{V}_{\mathrm{o}}=2.5 \mathrm{~V} \mathrm{I}_{\mathrm{o}}=0.5 \mathrm{~A}\right.$ to 1.0 A$)$

Figure 15. Load Transient ( $\mathrm{V}_{\mathrm{O}}=1.2 \mathrm{~V} \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}$ to 1.0 A )

Preliminary Datasheet

### 1.3MHz, Dual 1.0A Synchronous Step-down Converters AP3421/A/B

## Typical Performance Characteristics (Continued)

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{E} / \mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 1}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O} 2}=1.2 \mathrm{~V}, \mathrm{~L} 1=\mathrm{L} 2=3.3 \mu \mathrm{H}, \mathrm{C} 1=\mathrm{C} 3=10 \mu \mathrm{~F}, \mathrm{C} 2=\mathrm{C} 2{ }^{\prime}=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.


Figure 16. Short Protection for Output 1
Figure 17. Short Protection for Output 2


## Application Information

## 1. Operation

The DC-DC converters are current-mode buck converters with a synchronous rectifier and internal compensation. They are designed to be stable with a $1.5 \mu \mathrm{H}$ to $6.8 \mu \mathrm{H}$ inductor value and $10 \mu \mathrm{~F}$ to $22 \mu \mathrm{~F}$ output capacitor. Both output voltages are resistor programmable. The switching frequency of the converter is fixed and the switches turn on at alternating $180^{\circ}$ phase intervals.

The converter operates in 2 possible modes: Continuous Mode (CM), and Pulse Skipping Mode (PSM). CM is the default mode under normal loading. Under light loads, PSM mode occurs, where switching cycles are skipped if the current demand is low.

## 2. Soft-start

The DC-DC converter contains a soft-start function that brings the output voltages up in a slowly increasing ramp with any resistive load from open circuit to 1 A (resistive) and any capacitor from $10 \mu \mathrm{~F}$ to $22 \mu \mathrm{~F}$. During soft-start, the peak inductor current shall not exceed 750 mA until the output voltage reaches $25 \%$ of its final value. Current limit shall be active but not trip during soft-start into a rated resistive load. Overshoot voltage during soft-start is limited to $1 \%$.

## 3. Power Sequencing and Enable

When power is applied and if $E / S$ input is asserted (High) or is toggling, the DC-DC converters will enter RUN mode after a short settling period. If the E/S pin is a static low, the IC will enter a SLEEP state where it draws very little input current.

When in RUN mode, if there is no fault condition, the VO1 output (SW1) will be the first output to begin soft-start. When the reference voltage for FB1 reaches approximately $90 \%$ of the final value, the VO2 output (SW2) will begin soft-start.

## 4. POR

Under voltage comparators are provided to monitor the output voltages and VMON which could be the input voltage. If any of these voltages falls below its POR threshold, a POR open drain output will turn on which pulls the POR pin low. After the POR condition is cleared, there is a delay of 20 ms before
the POR output transistor is turned off; when off the POR pin is high-Z and may be pulled up high with a resistor. The POR function has built-in deglitching. Once the POR is detected, the power supply outputs will be discharged prior to restart using the soft-start/sequencing routine.

### 5.1Over Current and Short Circuit Protection

The DC-DC converters shall have over current and short circuit protection. Under any load condition, at any time, any value of load resistor (including $0 \Omega$ ) can be applied to the DC-DC outputs instantaneously and held in place indefinitely without the switch current exceeding the peak current limit and without the IC suffering any permanent damage or loss of performance. The output voltage is allowed to drop under over current or short circuit conditions. Recovery to output voltage regulation is required within 10 ms of the instant the loading is reduced to maximum allowable rated load; the output voltage shall not exceed the dynamic load excursion limits ( $\pm 5 \%$ excursion) upon recovery. Over current shall not be triggered by a sudden rate of load current change provided the loading does not exceed the output load rating of 1A.

## 6. E/S Function

Enable/Synchronization function. Pulling this pin high statically enables the AP3421/A/B while pulling the pin low statically for longer than $4 \mu$ s will shut down the AP3421/A/B. Applying a pulse to this pin will synchronize SW1 and SW2 switching frequency to $1 / 2$ the external clock frequency. The external frequency lock-in ranges from 1.5 MHz to 3.0 MHz .

## Typical Application



Figure 20. Typical Application Circuit of AP3421 (Note 2)

## Typical Application (Continued)



Figure 21. Typical Application Circuit of AP3421A/B (Note 2)

Note 2: AVIN and PVIN pin should not be connected together directly to avoid disturbance between them in PCB layout:

1) Place a $1.0 \mu \mathrm{~F}$ capacitor between AVIN pin and AGND for power filtering.
2) Place a $10 \mu \mathrm{~F}$ capacitor between PVIN pin and PGND for power filtering.

## Mechanical Dimensions

DFN-3×3-10
Unit: mm(inch)


## BCH A

# BCD Semiconductor Manufacturing Limited 

## http://www.bcdsemi.com

## IMPORTANT NOTICE

BCD Semiconductor Manufacturing Limited reserves the right to make changes without further notice to any products or specifications herein. BCD Semiconductor Manufacturing Limited does not assume any responsibility for use of any its products for any particular purpose, nor does BCD Semiconductor Manufacturing Limited assume any liability arising out of the application or use of any its products or circuits. BCD Semiconductor Manufacturing Limited does not convey any license under its patent rights or other rights nor the rights of others.

## MAIN SITE

## - Headquarters

BCD Semiconductor Manufacturing Limited
No. 1600, Zi Xing Road, Shanghai ZiZhu Science-based Industrial Park, 200241, China
Tel: +86-21-24162266, Fax: +86-21-24162277

## REGIONAL SALES OFFICE

## Shenzhen Office

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd., Shenzhen Office
Unit A Room 1203, Skyworth Bldg., Gaoxin Ave.1.S., Nanshan District, Shenzhen,
China
Tel: +86-755-8826 7951
Fax: +86-755-8826 7865

## - Wafer Fab

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd.
800 Yi Shan Road, Shanghai 200233, China
Tel: +86-21-6485 1491, Fax: +86-21-5450 0008

## Taiwan Office

BCD Semiconductor (Taiwan) Company Limited 4F, 298-1, Rui Guang Road, Nei-Hu District, Taipei, Taiwan
Tel: +886-2-2656 2808
Fax: +886-2-2656 2806

USA Office
BCD Semiconductor Corp. 30920 Huntwood Ave. Hayward, CA 94544, USA Tel : +1-510-324-2988
Fax: +1-510-324-2788

