MB95390H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

## Features

## F $^{2}$ MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations

■ Bit test branch instructions

- Bit manipulation instructions, etc.

Clock
■ Selectable main clock source
Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz )
External clock (up to 32.5 MHz , maximum machine clock frequency: 16.25 MHz )
Main CR clock ( $1 / 8 / 10 / 12.5 \mathrm{MHz} \pm 2 \%$ or $\pm 2.5 \%^{*}$, maximum machine clock frequency: 12.5 MHz )
:The main CR clock oscillation accuracy of a product in LQFP package (FPT-48P-M49 or FPT-52P-M02) is $\pm 2 \%$ and that of a product in QFN package (LCC-48P-M11) is $\pm 2.5 \%$.
■ Selectable subclock source
Sub-OSC clock ( 32.768 kHz )
External clock ( 32.768 kHz )
Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

## Timer

■ 8/16-bit composite timer $\times 2$ channels

- 8/16-bit PPG $\times 3$ channels

■ 16-bit PPG $\times 1$ channel (can work independently or together with the multi-pulse generator)

- 16-bit reload timer $\times 1$ channel (can work independently or together with the multi-pulse generator)
- Time-base timer $\times 1$ channel

■ Watch prescaler $\times 1$ channel

## UART/SIO $\times 1$ channel <br> - Full duplex double buffer

■ Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer
$I^{2} \mathrm{C} \times 1$ channel

- Built-in wake-up function

Multi-pulse generator (MPG) (for DC motor control) $\times 1$ channel

- 16-bit reload timer $\times 1$ channel
- 16-bit PPG timer $\times 1$ channel
- Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)


## LIN-UART

- Full duplex double buffer
- Capable of clock-synchronous serial data transfer and clock-asynchronous serial data transfer


## External interrupt $\times 8$ channels

$■$ Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)

- Can be used to wake up the device from different low power consumption (standby) modes
8/10-bit A/D converter $\times 12$ channels
■ 8-bit and 10-bit resolution can be chosen.
Low power consumption (standby) modes
- Stop mode
- Sleep mode
- Watch mode
- Time-base timer mode

I/O port
■ MB95F394H/F396H/F398H (maximum no. of I/O ports: 44)
General-purpose I/O ports (N-ch open drain) : 3
General-purpose I/O ports (CMOS I/O)............................ : 41

- MB95F394K/F396K/F398K (maximum no. of I/O ports: 45)

General-purpose I/O ports (N-ch open drain)..................... : 4
General-purpose I/O ports (CMOS I/O)........................... : 41

## On-chip debug

■ 1-wire serial control

- Serial writing supported (asynchronous mode)

Hardware/software watchdog timer
■ Built-in hardware watchdog timer
■ Built-in software watchdog timer
Low-voltage detection reset circuit
■ Built-in low-voltage detector

## Clock supervisor counter <br> ■ Built-in clock supervisor counter function <br> Programmable port input voltage level <br> ■ CMOS input level / hysteresis input level <br> Dual operation Flash memory <br> ■ The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously. <br> Flash memory security function <br> - Protects the content of the Flash memory

MB95390H Series

## Contents

Product Line-up ..... 3
Packages and Corresponding Products ..... 5
Differences Among Products and Notes on Product Selection ..... 6
Pin Assignment ..... 7
Pin Functions ..... 10
I/O Circuit Type ..... 14
Notes On Device Handling ..... 17
Pin Connection ..... 17
Power supply pins ..... 17
Block Diagram ..... 19
CPU Core ..... 20
Interrupt Source Table ..... 27
Electrical Characteristics ..... 28
Absolute Maximum Ratings ..... 28
Recommended Operating Conditions ..... 30
DC Characteristics ..... 31
AC Characteristics ..... 34
Clock Timing ..... 34
Source Clock/Machine Clock ..... 36
External Reset ..... 38
Power-on Reset ..... 39
Peripheral Input Timing ..... 40
LIN-UART Timing ..... 41
Low-voltage Detection ..... 47
I2C Timing ..... 48
UART/SIO, Serial I/O Timing ..... 51
MPG Input Timing ..... 53
A/D Converter ..... 54
A/D Converter Electrical Characteristics ..... 54
Notes on Using the A/D Converter ..... 55
Definitions of A/D Converter Terms ..... 56
Flash Memory Write/Erase Characteristics ..... 58
Sample Characteristics ..... 59
Mask Options ..... 65
Ordering Information ..... 66
Package Dimension ..... 67
Major Changes ..... 70

## 1. Product Line-up

|  | MB95F394H | MB95F396H | MB95F398H | MB95F394K | MB95F396K | MB95F398K |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type | Flash memory product |  |  |  |  |  |
| Clock supervisor counter | It supervises the main clock oscillation. |  |  |  |  |  |
| Program ROM capacity | 20 Kbyte | 36 Kbyte | 60 Kbyte | 20 Kbyte | 36 Kbyte | 60 Kbyte |
| RAM capacity | 496 bytes | 1008 bytes | 2032 bytes | 496 bytes | 1008 bytes | 2032 bytes |
| Low-voltage detection reset | No |  |  | Yes |  |  |
| Reset input | Dedicated |  |  | Selected through software |  |  |
| CPU functions | - Number of basic instructions <br> - Instruction bit length <br> - Instruction length <br> - Data bit length <br> - Minimum instruction execution time <br> - Interrupt processing time |  | $\begin{aligned} & : 136 \\ & : 8 \text { bits } \\ & : 1 \text { to } 3 \text { bytes } \\ & : 1,8 \text { and } 16 \text { bits } \\ & : 61.5 \mathrm{~ns} \text { (with machine clock frequency }=16.25 \mathrm{MHz} \text { ) } \\ & : 0.6 \mu \mathrm{~s} \text { (with machine clock frequency }=16.25 \mathrm{MHz} \text { ) } \end{aligned}$ |  |  |  |
| General-purpose I/O | - I/O ports (Max) <br> - CMOS I/O <br> - N-ch open drain | $\begin{aligned} & : 44 \\ & : 41 \\ & : 3 \end{aligned}$ |  | - I/O ports (Max) <br> - CMOS I/O <br> - N -ch open drain | $\begin{aligned} & : 45 \\ & : 41 \\ & : 4 \end{aligned}$ |  |
| Time-base timer | Interval time: 0.256 ms to 8.3 s (with external clock frequency $=4 \mathrm{MHz}$ ) |  |  |  |  |  |
| Hardware/software watchdog timer | - Reset generation cycle <br> - Main oscillation clock at $10 \mathrm{MHz}: 105 \mathrm{~ms}$ (Min) <br> - The sub-CR clock can be used as the source clock of the hardware watchdog timer. |  |  |  |  |  |
| Wild register | It can be used to replace three bytes of data. |  |  |  |  |  |
| LIN-UART | - A wide range of communication speeds can be selected by a dedicated reload timer. <br> - Clock-synchronous serial data transfer and clock-asynchronous serial data transfer is enabled. <br> - The LIN function can be used as a LIN master or a LIN slave. |  |  |  |  |  |
| 8/10-bit A/D converter | 12 channels |  |  |  |  |  |
|  | 8-bit resolution and 10-bit resolution can be chosen. |  |  |  |  |  |
|  | 2 channels |  |  |  |  |  |
| 8/16-bit composite timer | - The timer can be configured as an " 8 -bit timer $\times 2$ channels" or a " 16 -bit timer $\times 1$ channel". <br> - It has the following functions: timer function, PWC function, PWM function and input capture function. <br> - Count clock: it can be selected from internal clocks (seven types) and external clocks. <br> - It can output square wave. |  |  |  |  |  |
|  | 8 channels |  |  |  |  |  |
| interrupt | - Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.) <br> - It can be used to wake up the device from different standby modes. |  |  |  |  |  |
| On-chip debug | - 1-wire serial control <br> - It supports serial writing. (asynchronous mode) |  |  |  |  |  |

## (Continued)

|  | MB95F394H | MB95F396H | MB95F398H | MB95F394K | MB95F396K | MB95F398K |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 channel |  |  |  |  |  |
| UART/SIO | - Data transfer with UART/SIO is enabled. <br> - It has a full duplex double buffer, variable data length ( $5 / 6 / 7 / 8$ bits), a built-in baud rate generator and an error detection function. <br> - It uses the NRZ type transfer format. <br> - LSB-first data transfer and MSB-first data transfer are available to use. <br> - Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled. |  |  |  |  |  |
|  | 1 channel |  |  |  |  |  |
| $1^{2} \mathrm{C}$ | - Master/slave transmission and receiving <br> - It has the following functions: bus error function, arbitration function, transmission direction detection function, wake-up function, and functions of generating and detecting repeated START conditions. |  |  |  |  |  |
|  | 3 channels |  |  |  |  |  |
| 8/16-bit PPG | - Each channel of PPG can be used as two 8-bit PPG channels or a single 16-bit PPG channel. <br> - The counter operating clock can be selected from eight clock sources. |  |  |  |  |  |
| 16-bit PPG | - PWM mode and one-shot mode are available to use. <br> - The counter operating clock can be selected from eight clock sources. <br> - It supports external trigger start. <br> - It can work independently or together with the multi-pulse generator. |  |  |  |  |  |
| 16-bit reload timer | - Two clock modes and two counter operating modes are available to use. <br> - It can output square waveform. <br> - Count clock: it can be selected from internal clocks (seven types) and external clocks. <br> - Two counter operating modes: reload mode and one-shot mode <br> - It can work independently or together with the multi-pulse generator. |  |  |  |  |  |
| Multi-pulse generator (for DC motor control) | - 16-bit PPG timer: 1 channel <br> - 16-bit reload timer operations: toggle output, one-shot output <br> - Event counter: 1 channel <br> - Waveform sequencer (including a 16 -bit timer equipped with a buffer and a compare clear function) |  |  |  |  |  |
| Watch prescaler | Eight different time intervals can be selected. |  |  |  |  |  |
| Flash memory | - It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/erase-resume commands. <br> - It has a flag indicating the completion of the operation of Embedded Algorithm. <br> - Number of write/erase cycles: 100000 <br> - Data retention time: 20 years <br> - Flash security feature for protecting the content of the Flash memory |  |  |  |  |  |
| Standby mode | Sleep mode, stop mode, watch mode, time-base timer mode |  |  |  |  |  |
| Package | $\begin{aligned} & \text { FPT-48P-M49 } \\ & \text { FPT-52P-M02 } \\ & \text { LCC-48P-M11 } \end{aligned}$ |  |  |  |  |  |

## 2. Packages and Corresponding Products

| Part number <br> Package | MB95F394H | MB95F396H | MB95F398H | MB95F394K | MB95F396K | MB95F398K |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FPT-48P-M49 | 0 | 0 | 0 | 0 | 0 | 0 |
| FPT-52P-M02 | 0 | 0 | 0 | 0 | 0 | 0 |
| LCC-48P-M11 | 0 | 0 | 0 | 0 | 0 | 0 |

O: Available

MB95390H Series

## 3. Differences Among Products and Notes on Product Selection

## ■ Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write.
For details of current consumption, see "Electrical Characteristics".

- Package

For details of information on each package, see "Packages and Corresponding Products" and "Package Dimension".

## - Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.
For details of the operating voltage, see "Electrical Characteristics".

- On-chip debug function

The on-chip debug function requires that $\mathrm{V}_{C C}, \mathrm{~V}_{S S}$ and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95390H Series.

## 4. Pin Assignment


*: High-current pin (8 mA/12 mA)
(Continued)


*: High-current pin (8 mA/12 mA)
(Continued)

MB95390H Series
(Continued)

*: High-current pin (8 mA/12 mA)

## 5. Pin Functions

| Pin no. |  |  | Pin name | I/O circuit type*4 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP48*1 | QFN48*2 | LQFP52*3 |  |  |  |
| 1 | 1 | 1 | PG2 | C | General-purpose I/O port |
|  |  |  | X1A |  | Subclock I/O oscillation pin |
|  |  |  | SNI2 |  | Trigger input pin for the position detection function of the MPG waveform sequencer |
| 2 | 2 | 2 | PG1 | C | General-purpose I/O port |
|  |  |  | X0A |  | Subclock input oscillation pin |
|  |  |  | SNI1 |  | Trigger input pin for the position detection function of the MPG waveform sequencer |
| 3 | 3 | 3 | $\mathrm{V}_{\mathrm{CC}}$ | - | Power supply pin |
| 4 | 4 | 4 | C | - | Capacitor connection pin |
| 5 | 5 | 5 | P40 | K | General-purpose I/O port |
|  |  |  | AN08 |  | A/D converter analog input pin |
| 6 | 6 | 6 | P41 | K | General-purpose I/O port |
|  |  |  | AN09 |  | A/D converter analog input pin |
| - | - | 7 | NC | - | It is an internally connected pin. Always leave it unconnected. |
| 7 | 7 | 8 | P42 | K | General-purpose I/O port |
|  |  |  | AN10 |  | A/D converter analog input pin |
| 8 | 8 | 9 | P43 | K | General-purpose I/O port |
|  |  |  | AN11 |  | A/D converter analog input pin |
| 9 | 9 | 10 | P44 | G | General-purpose I/O port |
|  |  |  | TO1 |  | 16-bit reload timer ch. 0 output pin |
| 10 | 10 | 11 | P45 | G | General-purpose I/O port |
|  |  |  | SCK |  | LIN-UART clock I/O pin |
| 11 | 11 | 12 | P46 | G | General-purpose I/O port |
|  |  |  | SOT |  | LIN-UART data output pin |
| 12 | 12 | 13 | P47 | J | General-purpose I/O port |
|  |  |  | SIN |  | LIN-UART data input pin |
| 13 | 13 | 14 | P10 | G | General-purpose I/O port |
|  |  |  | PPG10 |  | 8/16-bit PPG ch. 1 output pin |
| 14 | 14 | 15 | P11 | G | General-purpose I/O port |
|  |  |  | PPG11 |  | 8/16-bit PPG ch. 1 output pin |
| 15 | 15 | 16 | P12 | H | General-purpose I/O port |
|  |  |  | DBG |  | DBG input pin |
| 16 | 16 | 17 | P13 | G | General-purpose I/O port |
|  |  |  | PPG00 |  | 8/16-bit PPG ch. 0 output pin |

(Continued)

| Pin no. |  |  | Pin name | I/O circuit type ${ }^{* 4}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP48*1 | QFN48*2 | LQFP52*3 |  |  |  |
| 17 | 17 | 18 | P14 | G | General-purpose I/O port |
|  |  |  | PPG01 |  | 8/16-bit PPG ch. 0 output pin |
| 18 | 18 | 19 | P15 | G | General-purpose I/O port |
|  |  |  | PPG20 |  | 8/16-bit PPG ch. 2 output pin |
| - | - | 20 | NC | - | It is an internally connected pin. Always leave it unconnected. |
| 19 | 19 | 21 | P16 | G | General-purpose I/O port |
|  |  |  | PPG21 |  | 8/16-bit PPG ch. 2 output pin |
| 20 | 20 | 22 | P17 | G | General-purpose I/O port |
|  |  |  | SNIO |  | Trigger input pin for the position detection function of the MPG waveform sequencer |
| 21 | 21 | 23 | P70 | G | General-purpose I/O port |
|  |  |  | TO00 |  | 8/16-bit composite timer ch. 0 output pin |
| 22 | 22 | 24 | P71 | G | General-purpose I/O port |
|  |  |  | TO01 |  | 8/16-bit composite timer ch. 0 output pin |
| 23 | 23 | 25 | P72 | 1 | General-purpose I/O port |
|  |  |  | SCL |  | $1^{2} \mathrm{C}$ clock I/O pin |
| 24 | 24 | 26 | P73 | 1 | General-purpose I/O port |
|  |  |  | SDA |  | $\mathrm{I}^{2} \mathrm{C}$ data I/O pin |
| 25 | 25 | 27 | P74 | G | General-purpose I/O port |
|  |  |  | EC0 |  | 8/16-bit composite timer ch. 0 clock input pin |
| 26 | 26 | 28 | P75 | G | General-purpose I/O port |
|  |  |  | UCK0 |  | UART/SIO ch. 0 clock I/O pin |
| 27 | 27 | 29 | P76 | G | General-purpose I/O port |
|  |  |  | UO0 |  | UART/SIO ch. 0 data output pin |
| 28 | 28 | 30 | P77 | J | General-purpose I/O port |
|  |  |  | UIO |  | UART/SIO ch. 0 data input pin |
| 29 | 29 | 31 | P60 | G | General-purpose I/O port |
|  |  |  | DTTI |  | MPG waveform sequencer input pin |
| 30 | 30 | 32 | P61 | G | General-purpose I/O port |
|  |  |  | TI1 |  | 16-bit reload timer ch. 0 input pin |
| - | - | 33 | NC | - | It is an internally connected pin. Always leave it unconnected. |
| 31 | 31 | 34 | P62 | D | General-purpose I/O port High-current pin |
|  |  |  | OPT0 |  | MPG waveform sequencer output pin |
|  |  |  | PPG00 |  | 8/16-bit PPG ch. 0 output pin |
|  |  |  | TO10 |  | 8/16-bit composite timer ch. 1 output pin |

(Continued)

| Pin no. |  |  | Pin name |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP48*1 | QFN48*2 | LQFP52*3 |  |  |  |
| 32 | 32 | 35 | P63 | D | General-purpose I/O port High-current pin |
|  |  |  | OPT1 |  | MPG waveform sequencer output pin |
|  |  |  | PPG01 |  | 8/16-bit PPG ch. 0 output pin |
|  |  |  | TO11 |  | 8/16-bit composite timer ch. 1 output pin |
| 33 | 33 | 36 | P64 | D | General-purpose I/O port High-current pin |
|  |  |  | OPT2 |  | MPG waveform sequencer output pin |
|  |  |  | PPG10 |  | 8/16-bit PPG ch. 1 output pin |
|  |  |  | EC1 |  | 8/16-bit composite timer ch. 1 clock input pin |
| 34 | 34 | 37 | P65 | D | General-purpose I/O port High-current pin |
|  |  |  | OPT3 |  | MPG waveform sequencer output pin |
|  |  |  | PPG11 |  | 8/16-bit PPG ch. 1 output pin |
| 35 | 35 | 38 | P66 | D | General-purpose I/O port High-current pin |
|  |  |  | OPT4 |  | MPG waveform sequencer output pin |
|  |  |  | PPG20 |  | 8/16-bit PPG ch. 2 output pin |
|  |  |  | PPG1 |  | 16-bit PPG ch. 1 output pin |
| 36 | 36 | 39 | P67 | D | General-purpose I/O port High-current pin |
|  |  |  | OPT5 |  | MPG waveform sequencer output pin |
|  |  |  | PPG21 |  | 8/16-bit PPG ch. 2 output pin |
|  |  |  | TRG1 |  | 16-bit PPG ch. 1 trigger input pin |
| 37 | 37 | 40 | P00 | E | General-purpose I/O port |
|  |  |  | INT00 |  | External interrupt input pin |
|  |  |  | ANOO |  | A/D converter analog input pin |
| 38 | 38 | 41 | P01 | E | General-purpose I/O port |
|  |  |  | INT01 |  | External interrupt input pin |
|  |  |  | AN01 |  | A/D converter analog input pin |
| 39 | 39 | 42 | P02 | E | General-purpose I/O port |
|  |  |  | INT02 |  | External interrupt input pin |
|  |  |  | AN02 |  | A/D converter analog input pin |
| 40 | 40 | 43 | P03 | E | General-purpose I/O port |
|  |  |  | INT03 |  | External interrupt input pin |
|  |  |  | AN03 |  | A/D converter analog input pin |

(Continued)
(Continued)

| Pin no. |  |  | Pin name | I/O circuit type*4 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP48*1 | QFN48*2 | LQFP52*3 |  |  |  |
| 41 | 41 | 44 | P04 | E | General-purpose I/O port |
|  |  |  | INT04 |  | External interrupt input pin |
|  |  |  | AN04 |  | A/D converter analog input pin |
| 42 | 42 | 45 | P05 | E | General-purpose I/O port |
|  |  |  | INT05 |  | External interrupt input pin |
|  |  |  | AN05 |  | A/D converter analog input pin |
| - | - | 46 | NC | - | It is an internally connected pin. Always leave it unconnected. |
| 43 | 43 | 47 | P06 | E | General-purpose I/O port |
|  |  |  | INT06 |  | External interrupt input pin |
|  |  |  | AN06 |  | A/D converter analog input pin |
| 44 | 44 | 48 | P07 | E | General-purpose I/O port |
|  |  |  | INT07 |  | External interrupt input pin |
|  |  |  | AN07 |  | A/D converter analog input pin |
| 45 | 45 | 49 | PF2 | A | General-purpose I/O port |
|  |  |  | $\overline{\text { RST }}$ |  | Reset pin Dedicated reset pin in MB95F394H/F396H/F398H |
| 46 | 46 | 50 | PF0 | B | General-purpose I/O port |
|  |  |  | X0 |  | Main clock I/O oscillation pin |
| 47 | 47 | 51 | PF1 | B | General-purpose I/O port |
|  |  |  | X1 |  | Main clock I/O oscillation pin |
| 48 | 48 | 52 | $\mathrm{V}_{\mathrm{SS}}$ | - | Power supply pin (GND) |

*1: Package code: FPT-48P-M49
*2: Package code: LCC-48P-M11
*3: Package code: FPT-52P-M02
*4: For the I/O circuit types, see "I/O Circuit Type".

MB95390H Series

## 6. I/O Circuit Type

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - N-ch open drain output <br> - Hysteresis input <br> - Reset output |
| B |  | Oscillation circuit <br> High-speed side <br> Feedback resistance: approx. $1 \mathrm{M} \Omega$ <br> CMOS output <br> Hysteresis input |
| C |  | - Oscillation circuit <br> - Low-speed side <br> ■ Feedback resistance: approx. $10 \mathrm{M} \Omega$ <br> - CMOS output <br> - Hysteresis input <br> - Pull-up control available |

MB95390H Series

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| D |  | CMOS output <br> Hysteresis input <br> High-current output |
| E |  | - CMOS output <br> - Hysteresis input <br> - Pull-up control available <br> - Analog input |
| F |  | - CMOS output <br> ■ Hysteresis input <br> - CMOS input <br> - Pull-up control available <br> - Analog input |
| G |  | ■ CMOS output <br> ■ Hysteresis input <br> ■ Pull-up control available |
| H |  | - N-ch open drain output <br> - Hysteresis input |

(Continued)

MB95390H Series
(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| I |  | N-ch open drain output <br> - Hysteresis input <br> CMOS input |
| J |  | ■ CMOS output <br> - Hysteresis input <br> - CMOS input <br> - Pull-up control available |
| K |  | Hysteresis input <br> - CMOS output <br> - Pull-up control available <br> - Analog input |

## 7. Notes On Device Handling

- Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.
In a CMOS IC, if a voltage higher than $\mathrm{V}_{\mathrm{CC}}$ or a voltage lower than $\mathrm{V}_{\mathrm{SS}}$ is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "14.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the $\mathrm{V}_{\mathrm{CC}}$ pin or the $\mathrm{V}_{\mathrm{SS}}$ pin, a latch-up may occur.
When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.
■ Stabilizing supply voltage
Supply voltage must be stabilized.
A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage.
As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in $\mathrm{V}_{\mathrm{Cc}}$ ripple ( $\mathrm{p}-\mathrm{p}$ value) at the commercial frequency ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ ) does not exceed $10 \%$ of the standard $\mathrm{V}_{\mathrm{Cc}}$ value, and the transient fluctuation rate does not exceed $0.1 \mathrm{~V} / \mathrm{ms}$ at a momentary fluctuation such as switching the power supply.

- Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

## 8. Pin Connection

- Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least $2 \mathrm{k} \Omega$. Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

## 9. Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the $V_{C C}$ pin and the $V_{S S}$ pin to the power supply and ground outside the device. In addition, connect the current supply source to the $\mathrm{V}_{\mathrm{CC}}$ pin and the $\mathrm{V}_{\mathrm{SS}}$ pin with low impedance.
It is also advisable to connect a ceramic capacitor of approximately $0.1 \mu \mathrm{~F}$ as a bypass capacitor between the $\mathrm{V}_{\mathrm{CC}}$ pin and the $\mathrm{V}_{\mathrm{SS}}$ pin at a location close to this device.
■ DBG pin
Connect the DBG pin directly to an external pull-up resistor.
To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$ pin when designing the layout of the printed circuit board.
The DBG pin should not stay at " $L$ " level after power-on until the reset output is released.
■ $\overline{\text { RST }}$ pin
Connect the $\overline{\text { RST }}$ pin directly to an external pull-up resistor.
To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the RST pin and the $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$ pin when designing the layout of the printed circuit board.
The $\overline{\mathrm{RST}} / \mathrm{PF} 2$ pin functions as the reset input/output pin after power-on. In addition, the reset output of the $\overline{\mathrm{RST}} / \mathrm{PF} 2$ pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

MB95390H Series

## - C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the $\mathrm{V}_{\mathrm{Cc}}$ pin must have a capacitance larger than $\mathrm{C}_{\mathrm{s}}$. For the connection to a smoothing capacitor $\mathrm{C}_{\mathrm{s}}$, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and $\mathrm{C}_{S}$ and the distance between $\mathrm{C}_{\mathrm{S}}$ and the $\mathrm{V}_{\mathrm{SS}}$ pin when designing the layout of a printed circuit board.

- DBG/RST/C pins connection diagram


MB95390H Series
10. Block Diagram


## 11. CPU Core

## - Memory Space

The memory space of the MB95390H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95390H Series are shown below.

■ Memory Maps


## 12. I/O Map

| Address | Register abbreviation | Register name | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| $0000_{H}$ | PDR0 | Port 0 data register | R/W | $00000000{ }_{B}$ |
| $0001_{\mathrm{H}}$ | DDR0 | Port 0 direction register | R/W | $00000000{ }_{B}$ |
| $0002_{H}$ | PDR1 | Port 1 data register | R/W | $00000000{ }_{B}$ |
| $0003_{\mathrm{H}}$ | DDR1 | Port 1 direction register | R/W | $00000000{ }_{B}$ |
| $0004_{H}$ | - | (Disabled) | - | - |
| $0005_{\mathrm{H}}$ | WATR | Oscillation stabilization wait time setting register | R/W | $11111111_{B}$ |
| $0006_{H}$ | - | (Disabled) | - | - |
| $0007_{\mathrm{H}}$ | SYCC | System clock control register | R/W | $0000 \times 011_{B}$ |
| $0008_{H}$ | STBC | Standby control register | R/W | $00000 \times X{ }_{\text {B }}$ |
| $0^{0009}{ }_{\text {H }}$ | RSRR | Reset source register | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| $000 \mathrm{~A}_{\mathrm{H}}$ | TBTC | Time-base timer control register | R/W | $00000000_{B}$ |
| $0^{000 B_{H}}$ | WPCR | Watch prescaler control register | R/W | $00000000{ }_{B}$ |
| $000 \mathrm{C}_{\mathrm{H}}$ | WDTC | Watchdog timer control register | R/W | $00 \times X 0000{ }_{B}$ |
| $000 \mathrm{D}_{\mathrm{H}}$ | SYCC2 | System clock control register 2 | R/W | XX100011 ${ }_{\text {B }}$ |
| $\begin{gathered} 000 \mathrm{E}_{\mathrm{H}} \\ \text { to } \\ 0011_{\mathrm{H}} \end{gathered}$ | - | (Disabled) | - | - |
| $0^{0012}{ }_{H}$ | PDR4 | Port 4 data register | R/W | $00000000{ }_{B}$ |
| $0013_{\mathrm{H}}$ | PDR4 | Port 4 direction register | R/W | $00000000{ }_{B}$ |
| $\begin{aligned} & \mathbf{0 0 1 4}_{\mathrm{H}}, \\ & 0015_{\mathrm{H}} \end{aligned}$ | - | (Disabled) | - | - |
| $0016_{H}$ | PDR6 | Port 6 data register | R/W | $00000000{ }_{B}$ |
| $0017_{\mathrm{H}}$ | DDR6 | Port 6 direction register | R/W | $00000000_{B}$ |
| $0018_{H}$ | DDR7 | Port 7 data register | R/W | $00000000_{B}$ |
| $0019_{H}$ | DDR7 | Port 7 direction register | R/W | $00000000_{B}$ |
| $\begin{gathered} 001 \mathrm{~A}_{\mathrm{H}} \\ \text { to } \\ 0027_{\mathrm{H}} \end{gathered}$ | - | (Disabled) | - | - |
| $0028_{\mathrm{H}}$ | PDRF | Port F data register | R/W | $00000000_{B}$ |
| 0029 ${ }_{\text {H }}$ | DDRF | Port F direction register | R/W | $00000000_{B}$ |
| $002 \mathrm{~A}_{\mathrm{H}}$ | PDRG | Port G data register | R/W | $00000000_{B}$ |
| $002 \mathrm{~B}_{\mathrm{H}}$ | DDRG | Port G direction register | R/W | $00000000_{B}$ |
| $002 \mathrm{C}_{\mathrm{H}}$ | PUL0 | Port 0 pull-up register | R/W | $00000000_{B}$ |
| 002D ${ }_{\text {H }}$ | PUL1 | Port 1 pull-up register | R/W | $00000000_{B}$ |
| $\begin{aligned} & \hline 0_{02 E_{H}}, \\ & 0^{202 F_{H}} \end{aligned}$ | - | (Disabled) | - | - |
| $0030_{H}$ | PUL4 | Port 4 pull-up register | R/W | $00000000{ }_{B}$ |
| $0031_{\mathrm{H}}$ | PUL6 | Port 6 pull-up register | R/W | $00000000_{B}$ |
| $0^{0032}{ }_{H}$ | PUL7 | Port 7 pull-up register | R/W | $00000000{ }_{B}$ |
| $\begin{aligned} & 0033_{\mathrm{H}}, \\ & 0034_{\mathrm{H}} \end{aligned}$ | - | (Disabled) | - | - |
| $0035_{\mathrm{H}}$ | PULG | Port G pull-up register | R/W | $00000000{ }_{B}$ |

(Continued)

MB95390H Series

| Address | Register abbreviation | Register name | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| $0^{0036}{ }_{H}$ | T01CR1 | 8/16-bit composite timer 01 status control register 1 | R/W | $00000000_{B}$ |
| $0^{0037}{ }_{H}$ | T00CR1 | 8/16-bit composite timer 00 status control register 1 | R/W | $00000000_{B}$ |
| $0038_{\mathrm{H}}$ | T11CR1 | 8/16-bit composite timer 11 status control register 1 | R/W | $00000000_{B}$ |
| $0039_{\mathrm{H}}$ | T10CR1 | 8/16-bit composite timer 10 status control register 1 | R/W | $00000000_{B}$ |
| $003 \mathrm{~A}_{\mathrm{H}}$ | PC01 | 8/16-bit PPG timer 01 control register | R/W | $00000000{ }_{B}$ |
| $003 \mathrm{~B}_{\mathrm{H}}$ | PC00 | 8/16-bit PPG timer 00 control register | R/W | $00000000{ }_{B}$ |
| $0^{003 C_{H}}$ | PC11 | 8/16-bit PPG timer 11 control register | R/W | $00000000{ }_{B}$ |
| $003 \mathrm{D}_{\mathrm{H}}$ | PC10 | 8/16-bit PPG timer 10 control register | R/W | $00000000_{B}$ |
| $003 \mathrm{E}_{\mathrm{H}}$ | PC21 | 8/16-bit PPG timer 21 control register | R/W | $00000000_{B}$ |
| $003 \mathrm{~F}_{\mathrm{H}}$ | PC20 | 8/16-bit PPG timer 20 control register | R/W | $00000000_{B}$ |
| $0^{0040}{ }_{H}$ | TMCSRH1 | 16-bit reload timer control status register upper | R/W | $00000000{ }_{B}$ |
| $0^{0041}{ }_{H}$ | TMCSRL1 | 16-bit reload timer control status register lower | R/W | $0^{00000000}{ }_{\text {B }}$ |
| $\begin{aligned} & \mathbf{0 0 4 2}_{\mathrm{H}}, \\ & 0043_{\mathrm{H}} \end{aligned}$ | - | (Disabled) | - | - |
| $0^{0044}{ }_{H}$ | PCNTH1 | 16-bit PPG status control register upper | R/W | $00000000{ }_{B}$ |
| $0045_{\mathrm{H}}$ | PCNTL1 | 16-bit PPG status control register lower | R/W | $0^{00000000}{ }_{\text {B }}$ |
| $\begin{aligned} & \mathbf{0 0 4 6}_{\mathrm{H}}, \\ & 0047_{\mathrm{H}} \end{aligned}$ | - | (Disabled) | - | - |
| $0048_{\mathrm{H}}$ | EIC00 | External interrupt circuit control register ch. 0/ch. 1 | R/W | $00000000_{B}$ |
| $0049_{\mathrm{H}}$ | EIC10 | External interrupt circuit control register ch. 2/ch. 3 | R/W | $00000000{ }_{B}$ |
| $004 \mathrm{~A}_{\mathrm{H}}$ | EIC20 | External interrupt circuit control register ch. 4/ch. 5 | R/W | $00000000{ }_{B}$ |
| $004 \mathrm{~B}_{\mathrm{H}}$ | EIC30 | External interrupt circuit control register ch. 6/ch. 7 | R/W | $0^{00000000}{ }_{\text {B }}$ |
| $\begin{gathered} 004 \mathrm{C}_{\mathrm{H}} \\ \text { to } \\ 004 \mathrm{~F}_{\mathrm{H}} \end{gathered}$ | - | (Disabled) | - | - |
| $0^{0050}{ }_{H}$ | SCR | LIN-UART serial control register | R/W | $00000000{ }_{B}$ |
| $0051{ }_{H}$ | SMR | LIN-UART serial mode register | R/W | $00000000_{B}$ |
| $0^{0052}{ }_{H}$ | SSR | LIN-UART serial status register | R/W | $00001000_{B}$ |
| $0^{0053}{ }_{\text {H }}$ | RDR/TDR | LIN-UART receive/transmit data register | R/W | $00000000{ }_{B}$ |
| $0^{0054}{ }_{H}$ | ESCR | LIN-UART extended status control register | R/W | $00000100_{B}$ |
| $0055_{\mathrm{H}}$ | ECCR | LIN-UART extended communication control register | R/W | $000000 \times \mathrm{X}_{\text {B }}$ |
| $0056{ }_{H}$ | SMC10 | UART/SIO serial mode control register 1 | R/W | $00000000_{B}$ |
| $0^{0057}{ }_{H}$ | SMC20 | UART/SIO serial mode control register 2 | R/W | $00100000_{B}$ |
| $0058_{\mathrm{H}}$ | SSR0 | UART/SIO serial status and data register | R/W | $00000001_{B}$ |
| $0^{0059}{ }_{H}$ | TDR0 | UART/SIO serial output data register | R/W | $00000000_{B}$ |
| $005 \mathrm{~A}_{\mathrm{H}}$ | RDR0 | UART/SIO serial input data register | R | $00000000_{B}$ |
| $\begin{gathered} 005 \mathrm{~B}_{\mathrm{H}} \\ \text { to } \\ 005 \mathrm{~F}_{\mathrm{H}} \end{gathered}$ | - | (Disabled) | - | - |

(Continued)

MB95390H Series

| Address | Register abbreviation | Register name | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| $0^{0060}{ }_{H}$ | IBCR00 | $I^{2} \mathrm{C}$ bus control register 0 | R/W | $00000000_{B}$ |
| $0061_{\mathrm{H}}$ | IBCR10 | $I^{2} \mathrm{C}$ bus control register 1 | R/W | $00000000{ }_{B}$ |
| $0^{0062}{ }_{H}$ | IBCR0 | $1^{2} \mathrm{C}$ bus status register | R/W | $00000000{ }_{B}$ |
| $0063_{\mathrm{H}}$ | IDDR0 | $1^{2} \mathrm{C}$ data register | R/W | $00000000{ }_{B}$ |
| $0^{0064}{ }_{H}$ | IAAR0 | $1^{2} \mathrm{C}$ address register | R/W | $00000000{ }_{B}$ |
| $0065_{\mathrm{H}}$ | ICCR0 | $1^{2} \mathrm{C}$ clock control register | R/W | $00000000{ }_{B}$ |
| $0066_{H}$ | OPCUR | Output control register (upper) | R/W | $00000000{ }_{B}$ |
| $0067_{\mathrm{H}}$ | OPCLR | Output control register (lower) | R/W | $00000000_{B}$ |
| $0068_{\mathrm{H}}$ | IPCUR | Input control register (upper) | R/W | $00000000{ }_{B}$ |
| $0069_{\mathrm{H}}$ | IPCLR | Input control register (lower) | R/W | $00000000_{B}$ |
| $006 \mathrm{~A}_{\mathrm{H}}$ | NCCR | Noise cancellation control register | R/W | $00000000{ }_{B}$ |
| $006 \mathrm{~B}_{\mathrm{H}}$ | TCSR | Timer control status register | R/W | $00000000{ }_{B}$ |
| $006 \mathrm{C}_{\mathrm{H}}$ | ADC1 | 8/10-bit A/D converter control register 1 | R/W | $00000000_{B}$ |
| $006 \mathrm{D}_{\mathrm{H}}$ | ADC2 | 8/10-bit A/D converter control register 2 | R/W | $00000000{ }_{B}$ |
| $006 \mathrm{E}_{\mathrm{H}}$ | ADDH | 8/10-bit A/D converter data register (upper) | R/W | $00000000{ }_{B}$ |
| $006 \mathrm{~F}_{\mathrm{H}}$ | ADDL | 8/10-bit A/D converter data register (lower) | R/W | $00000000{ }_{B}$ |
| $0070_{\mathrm{H}}$ | - | (Disabled) | - | - |
| $0071{ }_{H}$ | FSR2 | Flash memory status register 2 | R/W | $00000000{ }_{B}$ |
| $0072_{\mathrm{H}}$ | FSR | Flash memory status register | R/W | $000 \times 0000{ }_{B}$ |
| $0073_{\mathrm{H}}$ | SWRE0 | Flash memory sector write control register 0 | R/W | $00000000_{B}$ |
| $0074{ }_{H}$ | FSR3 | Flash memory status register 3 | R | $00000000_{B}$ |
| $0075{ }_{\text {H }}$ | - | (Disabled) | - | - |
| $0076{ }_{H}$ | WREN | Wild register address compare enable register | R/W | $00000000{ }_{B}$ |
| $0077{ }_{H}$ | WROR | Wild register data test setting register | R/W | $00000000{ }_{B}$ |
| $0078{ }_{\text {H }}$ | - | Mirror of register bank pointer (RP) and mirror of direct bank pointer (DP) | - | - |
| 0079 ${ }_{\text {H }}$ | ILR0 | Interrupt level setting register 0 | R/W | $11111111^{\text {B }}$ |
| $007 \mathrm{~A}_{\mathrm{H}}$ | ILR1 | Interrupt level setting register 1 | R/W | $11111111^{\text {B }}$ |
| $007 \mathrm{~B}_{\mathrm{H}}$ | ILR2 | Interrupt level setting register 2 | R/W | $11111111^{\text {B }}$ |
| $0^{007 C_{H}}$ | ILR3 | Interrupt level setting register 3 | R/W | $11111111^{\text {B }}$ |
| $007 \mathrm{D}_{\mathrm{H}}$ | ILR4 | Interrupt level setting register 4 | R/W | $11111111^{\text {B }}$ |
| $007 \mathrm{E}_{\mathrm{H}}$ | ILR5 | Interrupt level setting register 5 | R/W | $11111111^{\text {B }}$ |
| $007 \mathrm{~F}_{\mathrm{H}}$ | - | (Disabled) | - | - |
| $\mathrm{OF}^{\text {8 }}{ }_{\mathrm{H}}$ | WRARH0 | Wild register address setting register (upper) ch. 0 | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFP81}_{\mathrm{H}}$ | WRARL0 | Wild register address setting register (lower) ch. 0 | R/W | $00000000_{B}$ |
| 0F82 ${ }_{\text {H }}$ | WRDR0 | Wild register data setting register ch. 0 | R/W | $00000000_{B}$ |

(Continued)

MB95390H Series

| Address | Register abbreviation | Register name | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| $0 \mathrm{~F} 83_{\mathrm{H}}$ | WRARH1 | Wild register address setting register (upper) ch. 1 | R/W | 00000000 B |
| $0 \mathrm{~F} 84_{\mathrm{H}}$ | WRARL1 | Wild register address setting register (lower) ch. 1 | R/W | $00000000{ }_{\text {B }}$ |
| 0F85 ${ }_{\text {H }}$ | WRDR1 | Wild register data setting register ch. 1 | R/W | 00000000 B |
| 0F86 ${ }_{\text {H }}$ | WRARH2 | Wild register address setting register (upper) ch. 2 | R/W | $00000000{ }_{\text {B }}$ |
| 0F87 ${ }_{\text {H }}$ | WRARL2 | Wild register address setting register (lower) ch. 2 | R/W | 00000000 B |
| $0 \mathrm{F88}{ }_{\mathrm{H}}$ | WRDR2 | Wild register data setting register ch. 2 | R/W | $00000000{ }_{\text {B }}$ |
| $\begin{aligned} & \text { OF89 } \mathrm{H} \\ & \text { to } \\ & \text { 0F91 } \end{aligned}$ | - | (Disabled) | - | - |
| 0F92 ${ }_{\text {H }}$ | T01CR0 | 8/16-bit composite timer 01 status control register 0 | R/W | $00000000{ }_{B}$ |
| $0 \mathrm{F93}{ }_{\mathrm{H}}$ | T00CR0 | 8/16-bit composite timer 00 status control register 0 | R/W | $00000000{ }_{\text {B }}$ |
| $0 \mathrm{F94}{ }_{\mathrm{H}}$ | T01DR | 8/16-bit composite timer 01 data register | R/W | $00000000{ }_{\text {B }}$ |
| 0F95 ${ }_{\text {H }}$ | T00DR | 8/16-bit composite timer 00 data register | R/W | $00000000{ }_{\text {B }}$ |
| 0F96 ${ }_{\text {H }}$ | TMCR0 | 8/16-bit composite timer 00/01 timer mode control register | R/W | $00000000{ }_{\text {B }}$ |
| $0^{\text {F97 }}{ }_{\text {H }}$ | T11CR0 | 8/16-bit composite timer 11 status control register 0 | R/W | $00000000_{B}$ |
| 0F98 ${ }_{\text {H }}$ | T10CR0 | 8/16-bit composite timer 10 status control register 0 | R/W | $00000000{ }_{\text {B }}$ |
| $0 \mathrm{F99}{ }_{\mathrm{H}}$ | T11DR | 8/16-bit composite timer 11 data register | R/W | $00000000_{\text {B }}$ |
| $0 \mathrm{F9} \mathrm{~A}_{\mathrm{H}}$ | T10DR | 8/16-bit composite timer 10 data register | R/W | $00000000_{\text {B }}$ |
| $0 \mathrm{F9B}$ H | TMCR1 | 8/16-bit composite timer 10/11 timer mode control register | R/W | $00000000_{\text {B }}$ |
| $0 \mathrm{F9C}_{\mathrm{H}}$ | PPS01 | 8/16-bit PPG01 cycle setting buffer register | R/W | $11111111_{B}$ |
| $0 \mathrm{F9D}_{\mathrm{H}}$ | PPS00 | 8/16-bit PPG00 cycle setting buffer register | R/W | $11111111^{\text {B }}$ |
| $0 \mathrm{F9E} \mathrm{H}_{\mathrm{H}}$ | PDS01 | 8/16-bit PPG01 duty setting buffer register | R/W | $11111111^{\text {B }}$ |
| $\mathrm{OF9F}_{\mathrm{H}}$ | PDS00 | 8/16-bit PPG00 duty setting buffer register | R/W | $11111111^{\text {B }}$ |
| 0 FAO H | PPS11 | 8/16-bit PPG11 cycle setting buffer register | R/W | $11111111^{\text {B }}$ |
| $\mathrm{OFA1}_{\mathrm{H}}$ | PPS10 | 8/16-bit PPG10 cycle setting buffer register | R/W | $11111111^{\text {B }}$ |
| $0 \mathrm{FA} 2_{\mathrm{H}}$ | PDS11 | 8/16-bit PPG11 duty setting buffer register | R/W | $11111111^{\text {B }}$ |
| $0 \mathrm{FA} 3_{\mathrm{H}}$ | PDS10 | 8/16-bit PPG10 duty setting buffer register | R/W | $11111111^{\text {B }}$ |
| $0 \mathrm{FA} 4_{\mathrm{H}}$ | PPGS | 8/16-bit PPG startup register | R/W | $00000000_{B}$ |
| $\mathrm{OFA5}_{\mathrm{H}}$ | REVC | 8/16-bit PPG output reverse register | R/W | $00000000_{B}$ |
| $\mathrm{OFA6}_{\mathrm{H}}$ | PPS21 | 8/16-bit PPG21 cycle setting buffer register | R/W | $11111111^{\text {B }}$ |
| $\mathrm{OFA}^{\text {H }}$ | PPS20 | 8/16-bit PPG20 cycle setting buffer register | R/W | $\mathbf{1 1 1 1 1 1 1 ~}^{\text {B }}$ |
| $\mathrm{OFA8}_{\mathrm{H}}$ | TMRH1 | 16-bit reload timer timer register (upper) | R/W | $00000000{ }_{B}$ |
|  | TMRLRH1 | 16-bit reload timer reload register (upper) |  |  |
| $0 \mathrm{FA} 9_{\mathrm{H}}$ | TMRL1 | 16-bit reload timer timer register (lower) | R/W | $00000000_{B}$ |
|  | TMRLRL1 | 16-bit reload timer reload register (lower) |  |  |
| 0 FAA H | PDS21 | 8/16-bit PPG21 duty setting buffer register | R/W | $11111111^{\text {B }}$ |
| 0 FAB H | PDS20 | 8/16-bit PPG20 duty setting buffer register | R/W | $11111111^{\text {B }}$ |

(Continued)

| Address | Register abbreviation | Register name | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \mathrm{OFAC}_{\mathrm{H}} \\ \text { to } \\ 0 \mathrm{OAF} \end{gathered}$ | - | (Disabled) | - | - |
| $\mathrm{OFBO}_{\mathrm{H}}$ | PDCRH1 | 16-bit PPG down counter register (upper) | R | $00000000_{B}$ |
| $\mathrm{OFB1}_{\mathrm{H}}$ | PDCRL1 | 16-bit PPG down counter register (lower) | R | $00000000_{B}$ |
| $\mathrm{OFB2}_{\mathrm{H}}$ | PCSRH1 | 16-bit PPG cycle setting buffer register (upper) | R/W | $11111111^{\text {B }}$ |
| $\mathrm{OFB3}_{\mathrm{H}}$ | PCSRL1 | 16-bit PPG cycle setting buffer register (lower) | R/W | $11111111_{B}$ |
| $\mathrm{OFB4}_{\mathrm{H}}$ | PDUTH1 | 16-bit PPG duty setting buffer register (upper) | R/W | $11111111^{\text {B }}$ |
| $\mathrm{OFB5}_{\mathrm{H}}$ | PDUTL1 | 16-bit PPG duty setting buffer register (lower) | R/W | $11111111^{\text {B }}$ |
| $\begin{gathered} 0 \mathrm{OFB6} 6_{\mathrm{H}} \\ \text { to } \\ \mathrm{OFBB}_{\mathrm{H}} \end{gathered}$ | - | (Disabled) | - | - |
| 0 FBC H | BGR1 | LIN-UART baud rate generator register 1 | R/W | $00000000{ }_{B}$ |
| 0 FBD H | BGR0 | LIN-UART baud rate generator register 0 | R/W | $00000000{ }_{B}$ |
| 0 FBE H | PSSR0 | UART/SIO prescaler select register | R/W | $00000000_{B}$ |
| 0 FBF H | BRSR0 | UART/SIO baud rate setting register | R/W | $00000000{ }_{B}$ |
| $\begin{aligned} & \mathrm{oFCO}_{\mathrm{H}}, \\ & \mathrm{oFC}_{\mathrm{H}} \end{aligned}$ | - | (Disabled) | - | - |
| $0 \mathrm{FC2} \mathrm{H}$ | AIDRH | A/D input disable register (upper) | R/W | $00000000_{B}$ |
| $0 \mathrm{FC3}{ }_{\mathrm{H}}$ | AIDRL | A/D input disable register (lower) | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFC4}_{\mathrm{H}}$ | OPDBRH0 | Output data buffer register (upper) ch. 0 | R/W | $00000000_{B}$ |
| $0 \mathrm{FC5}{ }_{\mathrm{H}}$ | OPDBRL0 | Output data buffer register (lower) ch. 0 | R/W | $00000000_{B}$ |
| $\mathrm{OFC6}_{\mathrm{H}}$ | OPDBRH1 | Output data buffer register (upper) ch. 1 | R/W | $00000000{ }_{B}$ |
| $0 \mathrm{FC7}{ }_{\mathrm{H}}$ | OPDBRL1 | Output data buffer register (lower) ch. 1 | R/W | $00000000_{B}$ |
| $\mathrm{OFC8}_{\mathrm{H}}$ | OPDBRH2 | Output data buffer register (upper) ch. 2 | R/W | $00000000_{B}$ |
| $\mathrm{OFC9}_{\mathrm{H}}$ | OPDBRL2 | Output data buffer register (lower) ch. 2 | R/W | $00000000{ }_{B}$ |
| 0 FCA H | OPDBRH3 | Output data buffer register (upper) ch. 3 | R/W | $00000000_{B}$ |
| $0 \mathrm{FCB} \mathrm{H}_{\mathrm{H}}$ | OPDBRL3 | Output data buffer register (lower) ch. 3 | R/W | $00000000_{B}$ |
| $0 \mathrm{FCC} \mathrm{H}_{\mathrm{H}}$ | OPDBRH4 | Output data buffer register (upper) ch. 4 | R/W | $00000000{ }_{B}$ |
| 0 FCD H | OPDBRL4 | Output data buffer register (lower) ch. 4 | R/W | $00000000{ }_{B}$ |
| $0 \mathrm{FCE} \mathrm{H}_{\mathrm{H}}$ | OPDBRH5 | Output data buffer register (upper) ch. 5 | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFCF}_{\mathrm{H}}$ | OPDBRL5 | Output data buffer register (lower) ch. 5 | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFDO}_{\mathrm{H}}$ | OPDBRH6 | Output data buffer register (upper) ch. 6 | R/W | $00000000_{B}$ |
| $\mathrm{0FD1}_{\mathrm{H}}$ | OPDBRL6 | Output data buffer register (lower) ch. 6 | R/W | $00000000_{B}$ |
| $\mathrm{OFD2}_{\mathrm{H}}$ | OPDBRH7 | Output data buffer register (upper) ch. 7 | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFD}^{\mathrm{H}}$ | OPDBRL7 | Output data buffer register (lower) ch. 7 | R/W | $00000000_{B}$ |
| $\mathrm{OFD4}_{\mathrm{H}}$ | OPDBRH8 | Output data buffer register (upper) ch. 8 | R/W | $00000000_{B}$ |
| $\mathrm{OFD5}_{\mathrm{H}}$ | OPDBRL8 | Output data buffer register (lower) ch. 8 | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFD6}_{\mathrm{H}}$ | OPDBRH9 | Output data buffer register (upper) ch. 9 | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFD7}_{\mathrm{H}}$ | OPDBRL9 | Output data buffer register (lower) ch. 9 | R/W | $00000000_{B}$ |
| $\mathrm{OFD8}_{\mathrm{H}}$ | OPDBRHA | Output data buffer register (upper) ch. A | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFD9}_{\mathrm{H}}$ | OPDBRLA | Output data buffer register (lower) ch. A | R/W | $00000000{ }_{B}$ |

(Continued)

MB95390H Series
(Continued)

| Address | Register abbreviation | Register name | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 0 FDA H | OPDBRHB | Output data buffer register (upper) ch. B | R/W | $00000000{ }_{B}$ |
| 0 FDB H | OPDBRLB | Output data buffer register (lower) ch. B | R/W | $00000000_{B}$ |
| $\mathrm{OFDC}_{\mathrm{H}}$ | OPDUR | Output data register (upper) | R | $0000 \times X X X_{B}$ |
| 0 FDD H | OPDLR | Output data register (lower) | R | XXXXXXXX ${ }_{\text {B }}$ |
| 0 FDE H | CPCUR | Compare clear register (upper) | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| $\mathrm{OFDF}_{\mathrm{H}}$ | CPCLR | Compare clear register (lower) | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| $\begin{aligned} & \text { OFEOH } \\ & \text { OFEF } \end{aligned}$ | - | (Disabled) | - | - |
| $\mathrm{OFE}^{\mathrm{H}}$ | TMBUR | Timer buffer register (upper) | R | XXXXXXXX ${ }_{\text {B }}$ |
| $0 \mathrm{FE} 3_{\mathrm{H}}$ | TMBLR | Timer buffer register (lower) | R | XXXXXXXX ${ }_{\text {B }}$ |
| 0FE4 ${ }_{\text {H }}$ | CRTH | Main CR clock trimming register (upper) | R/W | $0 \times X X X X X X_{B}$ |
| $\mathrm{OFE}_{\mathrm{H}}$ | CRTL | Main CR clock trimming register (lower) | R/W | $00 X X X X X X_{B}$ |
| $\begin{aligned} & \mathrm{OFE6}_{\mathrm{H}}, \\ & \mathrm{OFE7}_{\mathrm{H}} \end{aligned}$ | - | (Disabled) | - | - |
| $\mathrm{OFE8}_{\mathrm{H}}$ | SYSC | System configuration register | R/W | $11000011_{B}$ |
| $\mathrm{OFE9}_{\mathrm{H}}$ | CMCR | Clock monitoring control register | R/W | $00000000_{B}$ |
| $\mathrm{OFEA}_{H}$ | CMDR | Clock monitoring data register | R | $00000000_{B}$ |
| $0 \mathrm{FEB} \mathrm{H}_{\mathrm{H}}$ | WDTH | Watchdog timer selection ID register (upper) | R | XXXXXXXX ${ }_{\text {B }}$ |
| 0 FEC H | WDTL | Watchdog timer selection ID register (lower) | R | XXXXXXXX ${ }_{\text {B }}$ |
| 0 FED H | - | (Disabled) | - | - |
| 0 FEE H | ILSR | Input level select register | R/W | $00000000{ }_{B}$ |
| $\mathrm{OFEF}_{\mathrm{H}}$ | WICR | Interrupt pin control register | R/W | $01000000_{B}$ |
| $\begin{aligned} & \mathrm{OFFO}_{\mathrm{H}} \\ & \text { to } \\ & \text { to } \end{aligned}$ | - | (Disabled) | - | - |


| ■ R/W access symbols |  |
| :--- | :--- |
| R/W | : Readable / Writable |
| R | : Read only |
| W | : Write only |

- Initial value symbols

0 : The initial value of this bit is " 0 ".
1 : The initial value of this bit is " 1 ".
$\mathrm{X} \quad$ : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

## 13. Interrupt Source Table



## 14. Electrical Characteristics

### 14.1 Absolute Maximum Ratings

| Parameter | Symbol $^{*}$ | Rating |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :--- |

(Continued)

## (Continued)

*1: The parameter is based on $\mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}$.
*2: $\mathrm{V}_{\mathrm{I}}$ and $\mathrm{V}_{\mathrm{O}}$ must not exceed $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} . \mathrm{V}_{\mathrm{I}}$ must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the $I_{\text {CLAMP }}$ rating is used instead of the $V_{1}$ rating.
*3: Applicable to the following pins: P00 to P07, P10, P11, P13 to P17, P40 to P47, P60 to P67, P70, P71, P74 to P77, PF0, PF1, PG1 and PG2

- Use under recommended operating conditions.
- Use with DC voltage (current).
- The HV (High Voltage) signal is an input signal exceeding the $\mathrm{V}_{\mathrm{CC}}$ voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
- The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
- When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the $\mathrm{V}_{\mathrm{CC}}$ pin, affecting other devices.
- If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V ), since power is supplied from the pins, incomplete operations may be executed.
- If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
- Do not leave the HV (High Voltage) input pin unconnected.
- Example of a recommended circuit
- Input/Output equivalent circuit


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 14.2 Recommended Operating Conditions


*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
*2: This value becomes 2.88 V when the low-voltage detection reset is used.
*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the $\mathrm{V}_{\mathrm{CC}}$ pin must have a capacitance larger than $\mathrm{C}_{\mathrm{S}}$. For the connection to a smoothing capacitor $\mathrm{C}_{\mathrm{S}}$, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the $C$ pin and $C_{S}$ and the distance between $\mathrm{C}_{\mathrm{S}}$ and the $\mathrm{V}_{\mathrm{SS}}$ pin when designing the layout of a printed circuit board.

## - DBG / $\overline{\mathrm{RST}} / \mathrm{C}$ pins connection diagram


*: Since the DBG pin becomes a communication pin in on-chip debug mode, set a pull-up resistor value suiting the input/output specifications of P12/DBG.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges.
Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.
14.3 DC Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{* 3}$ | Max |  |  |
| " H " level input voltage | $\mathrm{V}_{\mathrm{IHI}}$ | P47, P72, P73, P77 | *1 | $0.7 \mathrm{~V}_{\mathrm{Cc}}$ | - | $V_{c c}+0.3$ | V | When CMOS input level (hysteresis input) is selected |
|  | $\mathrm{V}_{\text {IHS }}$ | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P40 to P47, } \\ & \text { P60 to P67, } \\ & \text { P70 to P77, PF0, } \\ & \text { PF1, PG1, PG2 } \end{aligned}$ | *1 | 0.8 VCc | - | $V_{C C}+0.3$ | V | Hysteresis input |
|  | $\mathrm{V}_{\text {IHM }}$ | PF2 | - | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{C C}+0.3$ | V | Hysteresis input |
| "L" level input voltage | $\mathrm{V}_{\text {IL }}$ | P47, P72, P73, P77 | *1 | $V_{S S}-0.3$ | - | 0.3 V Cc | V | When CMOS input level (hysteresis input) is selected |
|  | $\mathrm{V}_{\text {ILS }}$ | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P40 to P47, } \\ & \text { P60 to P67, } \\ & \text { P70 to P77, PF0, } \\ & \text { PF1, PG1, PG2 } \end{aligned}$ | *1 | $\mathrm{V}_{\text {Ss }}-0.3$ | - | 0.2 VCc | V | Hysteresis input |
|  | $\mathrm{V}_{\text {ILM }}$ | PF2 | - | $\mathrm{V}_{S S}-0.3$ | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V | Hysteresis input |
| Open-drain output application voltage | $V_{D}$ | P12, P72, P73, PF2 | - | $V_{S S}-0.3$ | - | $\mathrm{V}_{\mathrm{SS}}+5.5$ | V |  |
| " H " level output voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | Output pins other than P12, P62 to P67, P72, P73, PF2 | $\mathrm{l}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | $V_{C C}-0.5$ | - | - | V |  |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | P62 to P67 | $\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | $\mathrm{V}_{C C}-0.5$ | - | - | V |  |
| "L" level output voltage | $\mathrm{V}_{\text {OL1 }}$ | Output pins other than P62 to P67 | $\mathrm{IOL}^{\text {a }}$ 4 mA | - | - | 0.4 | V |  |
|  | $\mathrm{V}_{\mathrm{OL} 2}$ | P62 to P67 | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leak current (Hi-Z output leak current) | $\mathrm{I}_{\mathrm{LI}}$ | All input pins | $0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{CC}}$ | -5 | - | +5 | $\mu \mathrm{A}$ | When pull-up resistance is disabled |
| Pull-up resistance | $\mathrm{R}_{\text {PULL }}$ | $\begin{aligned} & \text { P00 to P07, P10, } \\ & \text { P11, } \\ & \text { P13 to P17, } \\ & \text { P40 to P47, P60, } \\ & \text { P61, } \\ & \text { P70, P71, } \\ & \text { P74 to P76, PG1, } \\ & \text { PG2 } \end{aligned}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ | When pull-up resistance is enabled |

(Continued)

$$
\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{* 3}$ | Max |  |  |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ | Other than $V_{C C}$ and $V_{S S}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 5 | 15 | pF |  |
| Power supply current*2 | $I_{\text {cc }}$ | $\mathrm{V}_{\mathrm{Cc}}$ (External clock operation) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=32 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{MP}}=16 \mathrm{MHz} \\ & \text { Main clock mode } \\ & \text { (divided by 2) } \end{aligned}$ | - | 14.8 | 17 | mA | Except during Flash memory writing and erasing |
|  |  |  |  | - | 33.5 | 39.5 | mA | During Flash memory writing and erasing |
|  |  |  |  | - | 16.6 | 21 | mA | At A/D conversion |
|  | $\mathrm{I}_{\mathrm{ccs}}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=32 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{MP}}=16 \mathrm{MHz} \\ & \text { Main sleep mode } \\ & \text { (divided by 2) } \\ & \hline \end{aligned}$ | - | 7 | 9 | mA |  |
|  | $\mathrm{I}_{\mathrm{CCL}}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~F}_{\mathrm{MPL}}=16 \mathrm{kHz} \\ & \text { Subclock mode } \\ & \text { (divided by 2) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | - | 60 | 153 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\text {ccls }}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~F}_{\mathrm{MPL}}=16 \mathrm{kHz} \\ & \text { Subsleep mode } \\ & \text { (divided by } 2 \text { ) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 9.4 | 84 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\text {CCT }}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \end{aligned}$ <br> Watch mode Main stop mode $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 4.3 | 30 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\text {CCMCR }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CRH}}=12.5 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{MP}}=12.5 \mathrm{MHz} \\ & \text { Main CR clock } \\ & \text { mode } \end{aligned}$ | - | 11.8 | 13.2 | mA |  |
|  | $\mathrm{I}_{\text {CCSCR }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ <br> Sub-CR clock mode <br> (divided by 2) $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 113 | 410 | $\mu \mathrm{A}$ |  |

(Continued)
(Continued)

*1: The input levels of P47, P72, P73 and P77 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.
*2: - The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (l $\mathrm{I}_{\mathrm{LVD}}$ ) to one of the value from $\mathrm{I}_{\mathrm{CC}}$ to $\mathrm{I}_{\mathrm{CCH}}$. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators ( $I_{C R H}, I_{C R L}$ ) and a specified value. In on-chip debug mode, the CR oscillator ( $I_{C R H}$ ) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

- See "AC Characteristics: Clock Timing" for $\mathrm{F}_{\mathrm{CH}}$ and $\mathrm{F}_{\mathrm{CL}}$.
- See "AC Characteristics: Source Clock/Machine Clock" for $F_{M P}$ and $F_{M P L}$.
*3: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


### 14.4 AC Characteristics

### 14.4.1 Clock Timing

$\left(\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Clock frequency | $\mathrm{F}_{\mathrm{CH}}$ | X0, X1 | - | 1 | - | 16.25 | MHz | When the main oscillation circuit is used |
|  |  | X0 | X1: open | 1 | - | 12 | MHz | When the main external clock is used |
|  |  | X0, X1 | *1 | 1 | - | 32.5 | MHz |  |
|  | $\mathrm{F}_{\text {CRH }}$ | - | - | 12.25 | 12.5 | 12.75 | MHz | When the main CR clock is used*2 |
|  |  |  |  | 9.80 | 10 | 10.20 | MHz |  |
|  |  |  |  | 7.84 | 8 | 8.16 | MHz |  |
|  |  |  |  | 0.98 | 1 | 1.02 | MHz |  |
|  |  |  |  | 12.18 | 12.5 | 12.82 | MHz | When the main CR clock is used ${ }^{* 3}$ |
|  |  |  |  | 9.75 | 10 | 10.25 | MHz |  |
|  |  |  |  | 7.80 | 8 | 8.20 | MHz |  |
|  |  |  |  | 0.97 | 1 | 1.03 | MHz |  |
|  | $\mathrm{F}_{\mathrm{CL}}$ | X0A, X1A | - | - | 32.768 | - | kHz | When the sub-oscillation circuit is used |
|  |  |  |  | - | 32.768 | - | kHz | When the sub-external clock is used |
|  | $\mathrm{F}_{\mathrm{CRL}}$ | - | - | 50 | 100 | 200 | kHz | When the sub-CR clock is used |
| Clock cycle time | $\mathrm{t}_{\mathrm{HCYL}}$ | X0, X1 | - | 61.5 | - | 1000 | ns | When the main oscillation circuit is used |
|  |  | X0 | X1: open | 83.4 | - | 1000 | ns | When the external clock is used |
|  |  | X0, X1 | *1 | 30.8 | - | 1000 | ns |  |
|  | tLCYL | X0A, X1A | - | - | 30.5 | - | $\mu \mathrm{s}$ | When the subclock is used |
| Input clock pulse width | $t_{\text {WH1 }}$ <br> $\mathrm{t}_{\mathrm{WL}} \mathrm{I}$ | X0 | X1: open | 33.4 | - | - | ns | When the external clock is used, the duty ratio should range between $40 \%$ and $60 \%$. |
|  |  | X0, X1 | *1 | 12.4 | - | - | ns |  |
|  | $t_{W H 2}$ <br> $t_{\text {WL2 }}$ | XOA | - | - | 15.2 | - | $\mu \mathrm{s}$ |  |
| Input clock rise time and fall time | $\begin{aligned} & \mathrm{t}_{\mathrm{CR}} \\ & \mathrm{t}_{\mathrm{CF}} \end{aligned}$ | X0 | X1: open | - | - | 5 | ns | When the external clock is used |
|  |  | X0, X1 | *1 | - | - | 5 | ns |  |
| CR oscillation start time | $\mathrm{t}_{\text {CRHWK }}$ | - | - | - | - | 80 | $\mu \mathrm{s}$ | When the main CR clock is used |
|  | $\mathrm{t}_{\text {CRLWK }}$ | - | - | - | - | 10 | $\mu \mathrm{s}$ | When the sub-CR clock is used |

*1: The external clock signal is input to X 0 and the inverted external clock signal to X 1 .
*2: These specifications are only applicable to a product in LQFP package (FPT-48P-M49 or FPT-52P-M02).
*3: These specifications are only applicable to a product in QFN package (LCC-48P-M11).

MB95390H Series

- Input waveform generated when an external clock (main clock) is used

- Figure of main clock input port external connection

When a crystal oscillator or When the external clock is used When the external clock a ceramic oscillator is used ( X 1 is open) is used


- Input waveform generated when an external clock (subclock) is used

- Figure of subclock input port external connection

When a crystal oscillator or a ceramic oscillator is used


When the external clock is used


$$
\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Source clock cycle time*1 | ${ }^{\text {sclu }}$ | - | 61.5 | - | 2000 | ns | When the main external clock is used Min: $\mathrm{F}_{\mathrm{CH}}=32.5 \mathrm{MHz}$, divided by 2 <br> Max: $\mathrm{F}_{\mathrm{CH}}=1 \mathrm{MHz}$, divided by 2 |
|  |  |  | 80 | - | 1000 | ns | When the main CR clock is used <br> Min: $\mathrm{F}_{\mathrm{CRH}}=12.5 \mathrm{MHz}$ <br> Max: $\mathrm{F}_{\mathrm{CRH}}=1 \mathrm{MHz}$ |
|  |  |  | - | 61 | - | $\mu \mathrm{s}$ | When the sub-oscillation clock is used $\mathrm{F}_{\mathrm{CL}}=32.768 \mathrm{kHz}$, divided by 2 |
|  |  |  | - | 20 | - | $\mu \mathrm{s}$ | When the sub-CR clock is used $F_{C R L}=100 \mathrm{kHz}$, divided by 2 |
| Source clock frequency | $\mathrm{F}_{\text {SP }}$ | - | 0.5 | - | 16.25 | MHz | When the main oscillation clock is used |
|  |  |  | 1 | - | 12.5 | MHz | When the main CR clock is used |
|  | $\mathrm{F}_{\text {SPL }}$ |  | - | 16.384 | - | kHz | When the sub-oscillation clock is used |
|  |  |  | - | 50 | - | kHz | When the sub-CR clock is used $F_{C R L}=100 \mathrm{kHz}$, divided by 2 |
| Machine clock cycle time*2 (minimum instruction execution time) | $\mathrm{t}_{\text {MCLK }}$ | - | 61.5 | - | 32000 | ns | When the main oscillation clock is used Min: $F_{S P}=16.25 \mathrm{MHz}$, no division Max: $\mathrm{F}_{\mathrm{SP}}=0.5 \mathrm{MHz}$, divided by 16 |
|  |  |  | 80 | - | 16000 | ns | When the main CR clock is used <br> Min: $\mathrm{F}_{\mathrm{SP}}=12.5 \mathrm{MHz}$ <br> Max: $\mathrm{F}_{\mathrm{SP}}=1 \mathrm{MHz}$, divided by 16 |
|  |  |  | 61 | - | 976.5 | $\mu \mathrm{s}$ | When the sub-oscillation clock is used Min: $F_{\text {SPL }}=16.384 \mathrm{kHz}$, no division Max: $\mathrm{F}_{\text {SPL }}=16.384 \mathrm{kHz}$, divided by 16 |
|  |  |  | 20 | - | 320 | $\mu \mathrm{s}$ | When the sub-CR clock is used Min: $F_{\text {SPL }}=50 \mathrm{kHz}$, no division Max: $F_{\text {SPL }}=50 \mathrm{kHz}$, divided by 16 |
| Machine clock frequency | $\mathrm{F}_{\mathrm{MP}}$ | - | 0.031 | - | 16.25 | MHz | When the main oscillation clock is used |
|  |  |  | 0.0625 | - | 12.5 | MHz | When the main CR clock is used |
|  | $\mathrm{F}_{\mathrm{MPL}}$ |  | 1.024 | - | 16.384 | kHz | When the sub-oscillation clock is used |
|  |  |  | 3.125 | - | 50 | kHz | When the sub-CR clock is used $F_{C R L}=100 \mathrm{kHz}$ |

*1: This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIVO). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

MB95390H Series

- Schematic diagram of the clock generation block

- Operating voltage - Operating frequency (When $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) MB95390H (without the on-chip debug function)

- Operating voltage - Operating frequency (When $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) MB95390H (with the on-chip debug function)



### 14.4.3 External Reset

$$
\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{R S T}$ "L" level pulse width | $\mathrm{t}_{\text {RSTL }}$ | $2 \mathrm{t}_{\text {MCLK }}{ }^{* 1}$ | - | ns | In normal operation |
|  |  | Oscillation time of the oscillator ${ }^{* 2}+$ 100 | - | $\mu \mathrm{s}$ | In stop mode, subclock mode, subsleep mode, watch mode, and power-on |
|  |  | 100 | - | $\mu \mathrm{s}$ | In time-base timer mode |

*1: See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.
*2: The oscillation time of an oscillator is the time for it to reach $90 \%$ of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms . The ceramic oscillator has an oscillation time of between hundreds of $\mu \mathrm{s}$ and several ms . The external clock has an oscillation time of 0 ms . The CR oscillator clock has an oscillation time of between several $\mu \mathrm{s}$ and several ms.

- In normal operation
$\overline{\mathrm{RST}}$

- In stop mode, subclock mode, subsleep mode, watch mode and power-on

14.4.4 Power-on Reset

$$
\left(\mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min |  |  |



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within $30 \mathrm{mV} / \mathrm{ms}$ as shown below.

14.4.5 Peripheral Input Timing

$$
\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| Peripheral input "H" pulse width | $\mathrm{t}_{\text {ILIH }}$ | INT00 to INT07, EC0, EC1,TI1, TRG1 | $2 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |
| Peripheral input "L" pulse width | $\mathrm{t}_{\text {IHIL }}$ |  | $2 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |

*: See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.

14.4.6 LIN-UART Timing

Sampling is executed at the rising edge of the sampling clock* ${ }^{* 1}$, and serial clock delay is disabled*2.
(ESCR register: SCES bit $=0$, ECCR register: SCDE bit $=0$ )

$$
\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| Serial clock cycle time | $\mathrm{t}_{\text {SCYC }}$ | SCK | Internal clock operation output pin: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}+1 \mathrm{TTL}$ | $5 \mathrm{t}_{\text {MCLK }}{ }^{* 3}$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | ${ }^{\text {stovi }}$ | SCK, SOT |  | -95 | +95 | ns |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivshi | SCK, SIN |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+190$ | - | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | $\mathrm{t}_{\text {SHIXI }}$ | SCK, SIN |  | 0 | - | ns |
| Serial clock "L" pulse width | ${ }_{\text {tsLSH }}$ | SCK | External clock operation output pin: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}+1 \mathrm{TTL}$ | $3 \mathrm{t}_{\text {MCLK }}{ }^{* 3}-\mathrm{t}_{\mathrm{R}}$ | - | ns |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCK |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+95$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {SLoVE }}$ | SCK, SOT |  | - | $2 \mathrm{t}_{\text {MCLK }}{ }^{* 3}+95$ | ns |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | $\mathrm{t}_{\text {IVSHE }}$ | SCK, SIN |  | 190 | - | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | $\mathrm{t}_{\text {SHIXE }}$ | SCK, SIN |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+95$ | - | ns |
| SCK fall time | $\mathrm{t}_{\mathrm{F}}$ | SCK |  | - | 10 | ns |
| SCK rise time | $\mathrm{t}_{\mathrm{R}}$ | SCK |  | - | 10 | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.
*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.
*3: See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.

MB95390H Series

- Internal shift clock mode

- External shift clock mode


Sampling is executed at the falling edge of the sampling clock ${ }^{* 1}$, and serial clock delay is disabled*2. (ESCR register: SCES bit $=1$, ECCR register: SCDE bit $=0$ )

$$
\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| Serial clock cycle time | $\mathrm{t}_{\text {SCYC }}$ | SCK | Internal clock operation output pin:$\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}+1 \mathrm{TTL}$ | $5 \mathrm{t}_{\text {MCLK }}{ }^{* 3}$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | ${ }_{\text {tshovi }}$ | SCK, SOT |  | -95 | +95 | ns |
| Valid SIN $\rightarrow$ SCK $\downarrow$ | $\mathrm{t}_{\text {IVSLI }}$ | SCK, SIN |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+190$ | - | ns |
| SCK $\downarrow \rightarrow$ valid SIN hold time | $\mathrm{t}_{\text {SLIXI }}$ | SCK, SIN |  | 0 | - | ns |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCK | External clock operation output pin:$\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}+1 \mathrm{TTL}$ | $3 \mathrm{t}_{\text {MCLK }}{ }^{* 3}-\mathrm{t}_{\mathrm{R}}$ | - | ns |
| Serial clock "L" pulse width | $\mathrm{t}_{\text {SLSH }}$ | SCK |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+95$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {SHOVE }}$ | SCK, SOT |  | - | $2 \mathrm{t}_{\text {MCLK }}{ }^{* 3}+95$ | ns |
| Valid SIN $\rightarrow$ SCK $\downarrow$ | $\mathrm{t}_{\text {IVSLE }}$ | SCK, SIN |  | 190 | - | ns |
| SCK $\downarrow \rightarrow$ valid SIN hold time | ${ }^{\text {StIXE }}$ | SCK, SIN |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+95$ | - | ns |
| SCK fall time | $\mathrm{t}_{\mathrm{F}}$ | SCK |  | - | 10 | ns |
| SCK rise time | $\mathrm{t}_{\mathrm{R}}$ | SCK |  | - | 10 | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.
*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.
*3: See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.

MB95390H Series

- Internal shift clock mode

- External shift clock mode


Sampling is executed at the rising edge of the sampling clock*1, and serial clock delay is enabled*2. (ESCR register: SCES bit $=0$, ECCR register: $\operatorname{SCDE}$ bit $=1$ )

| Parameter |  |  |  | . $\mathrm{V} \pm 10 \%$, | 0.0 V , | $40^{\circ}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Pin name | Condition | Value |  | Unit |
|  |  |  |  | Min | Max |  |
| Serial clock cycle time | $\mathrm{t}_{\text {SCYC }}$ | SCK | Internal clock operation output pin:$C_{L}=80 \mathrm{pF}+1 \mathrm{TTL}$ | $5 \mathrm{t}_{\text {MCLK }}{ }^{* 3}$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {SHOVI }}$ | SCK, SOT |  | -95 | +95 | ns |
| Valid SIN $\rightarrow$ SCK $\downarrow$ | $\mathrm{t}_{\text {IVSLI }}$ | SCK, SIN |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+190$ | - | ns |
| SCK $\downarrow \rightarrow$ valid SIN hold time | $\mathrm{t}_{\text {SLIXI }}$ | SCK, SIN |  | 0 | - | ns |
| SOT $\rightarrow$ SCK $\downarrow$ delay time | $\mathrm{t}_{\text {SOVLI }}$ | SCK, SOT |  | - | $4 \mathrm{t}_{\text {MCLK }}{ }^{* 3}$ | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.
*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.
*3: See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.


Sampling is executed at the falling edge of the sampling clock ${ }^{* 1}$, and serial clock delay is enabled ${ }^{* 2}$. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

$$
\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| Serial clock cycle time | $\mathrm{t}_{\text {SCYC }}$ | SCK | Internal clock operation output pin:$\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}+1 \mathrm{TTL}$ | $5 \mathrm{t}_{\text {MCLK }}{ }^{* 3}$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {SLOVI }}$ | SCK, SOT |  | -95 | +95 | ns |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivshi | SCK, SIN |  | $\mathrm{t}_{\text {MCLK }}{ }^{* 3}+190$ | - | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | ${ }_{\text {tsHIXI }}$ | SCK, SIN |  | 0 | - | ns |
| SOT $\rightarrow$ SCK $\uparrow$ delay time | $\mathrm{t}_{\text {sovil }}$ | SCK, SOT |  | - | $4 \mathrm{t}_{\text {MCLK }}{ }^{* 3}$ | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.
*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.
*3: See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.


### 14.4.7 Low-voltage Detection

$$
\left(\mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Release voltage | $\mathrm{V}_{\text {DL+ }}$ | 2.52 | 2.7 | 2.88 | V | At power supply rise |
| Detection voltage | $\mathrm{V}_{\mathrm{DL}}$ | 2.42 | 2.6 | 2.78 | V | At power supply fall |
| Hysteresis width | $\mathrm{V}_{\mathrm{HYS}}$ | 70 | 100 | - | mV |  |
| Power supply start voltage | $V_{\text {off }}$ | - | - | 2.3 | V |  |
| Power supply end voltage | $\mathrm{V}_{\text {on }}$ | 4.9 | - | - | V |  |
| Power supply voltage change time <br> (at power supply rise) | $\mathrm{t}_{\mathrm{r}}$ | 3000 | - | - | $\mu \mathrm{s}$ | Slope of power supply that the reset release signal generates within the rating ( $\mathrm{V}_{\mathrm{DL}}$ ) |
| Power supply voltage change time <br> (at power supply fall) | $\mathrm{t}_{\mathrm{f}}$ | 300 | - | - | $\mu \mathrm{s}$ | Slope of power supply that the reset detection signal generates within the rating ( $\mathrm{V}_{\mathrm{DL}}$ ) |
| Reset release delay time | $\mathrm{t}_{\mathrm{d} 1}$ | - | - | 300 | $\mu \mathrm{s}$ |  |
| Reset detection delay time | $\mathrm{t}_{\mathrm{d} 2}$ | - | - | 20 | $\mu \mathrm{s}$ |  |



MB95390H Series
14.4.8 $I^{2} C$ Timing
$\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Stan-dard-mode |  | Fast-mode |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| SCL clock frequency | $\mathrm{f}_{\mathrm{SCL}}$ | SCL | $\begin{aligned} & \mathrm{R}=1.7 \mathrm{k} \Omega, \\ & \mathrm{C}=50 \mathrm{pF}^{* 1} \end{aligned}$ | 0 | 100 | 0 | 400 | kHz |
| (Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$ | $\mathrm{t}_{\text {HD; }}$ STA | SCL, SDA |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| SCL clock "L" width | tow | SCL |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| SCL clock "H" width | $\mathrm{t}_{\text {HIGH }}$ | SCL |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| (Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$ | ${ }_{\text {t }}^{\text {Su;STA }}$ | SCL, SDA |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$ | $t_{\text {HD } ; \text { DAT }}$ | SCL, SDA |  | 0 | $3.45{ }^{*}$ | 0 | $0.9{ }^{* 3}$ | $\mu \mathrm{s}$ |
| Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$ | ${ }_{\text {t }}^{\text {SU; DAT }}$ | SCL, SDA |  | 0.25 | - | 0.1 | - | $\mu \mathrm{s}$ |
| STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$ | ${ }^{\text {tsujsto }}$ | SCL, SDA |  | 4 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Bus free time between STOP condition and START condition | $\mathrm{t}_{\text {BuF }}$ | SCL, SDA |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |

*1: $R$ represents the pull-up resistor of the SCL and SDA lines, and $C$ the load capacitor of the SCL and SDA lines.
*2: The maximum $t_{\mathrm{HD} ; \mathrm{DAT}}$ in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.
*3: A Fast-mode $I^{2} \mathrm{C}$-bus device can be used in a Standard-mode $\mathrm{I}^{2} \mathrm{C}$-bus system, provided that the condition of tsu;DAT $\geq 250 \mathrm{~ns}$ is fulfilled.

(Continued)
$\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value*2 |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\begin{aligned} & \text { SCL clock "L" } \\ & \text { width } \end{aligned}$ | tow | SCL | $\begin{aligned} & \mathrm{R}=1.7 \mathrm{k} \Omega, 1 \\ & \mathrm{C}=50 \mathrm{pF}^{* 1} \end{aligned}$ | $(2+n m / 2) \mathrm{t}_{\text {MCLK }}-20$ | - | ns | Master mode |
| $\begin{aligned} & \text { SCL clock "H" } \\ & \text { width } \end{aligned}$ | $\mathrm{t}_{\text {HIGH }}$ | SCL |  | $(\mathrm{nm} / 2)_{\text {MCLK }}-20$ | $(\mathrm{nm} / 2) \mathrm{t}_{\text {MCLK }}+20$ | ns | Master mode |
| START condition hold time | $\mathrm{thd}^{\text {STA }}$ | $\begin{array}{\|l\|} \mathrm{SCL}, \\ \mathrm{SDA} \end{array}$ |  | $(-1+n m / 2) \mathrm{t}_{\text {MCLK }}-20$ | $(-1+n m) \mathrm{t}_{\text {MCLK }}+20$ | ns | Master mode Maximum value is applied when $\mathrm{m}, \mathrm{n}=$ 1, 8. Otherwise, the minimum value is applied. |
| STOP condition setup time | ${ }_{\text {tsu; }}$ STo | $\begin{aligned} & \mathrm{SCL}, \\ & \mathrm{SDA} \end{aligned}$ |  | $(1+n m / 2) \mathrm{t}_{\text {MCLK }}-20$ | $(1+n m / 2) \mathrm{t}_{\text {MCLK }}+20$ | ns | Master mode |
| START condition setup time | tsu;STA | $\begin{aligned} & \mathrm{SCL}, \\ & \mathrm{SDA} \end{aligned}$ |  | $(1+n m / 2) \mathrm{t}_{\text {MCLK }}-20$ | $(1+n m / 2) \mathrm{t}_{\text {MCLK }}+20$ | ns | Master mode |
| Bus free time between STOP condition and START condition | $\mathrm{t}_{\text {BUF }}$ | $\begin{aligned} & \mathrm{SCL}, \\ & \mathrm{SDA} \end{aligned}$ |  | $(2 \mathrm{~nm}+4) \mathrm{t}_{\text {MCLK }}-20$ | - | ns |  |
| Data hold time | $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | $\begin{aligned} & \mathrm{SCL}, \\ & \mathrm{SDA} \end{aligned}$ |  | $3 \mathrm{t}_{\text {MCLK }}-20$ | - | ns | Master mode |
| Data setup time | ${ }_{\text {tsu; }}$ dat | SCL, SDA |  | $(-2+n m / 2) \mathrm{t}_{\text {MCLK }}-20$ | $(-1+n m / 2) \mathrm{t}_{\text {MCLK }}+20$ | ns | Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied. |
| Setup time between clearing interrupt and SCL rising | ${ }^{\text {Stu; }}$ ITT | SCL |  | $(\mathrm{nm} / 2)_{\text {mCLK }}-20$ | $(1+n m / 2) \mathrm{t}_{\text {MCLK }}+20$ | ns | Minimum value is applied to interrupt at 9th SCL $\downarrow$. Maximum value is applied to the interrupt at the 8th SCL $\downarrow$. |

(Continued)
(Continued)

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.
*2: • See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.

- $m$ represents the CS4 bit and CS3 bit (bit4 and bit3) in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (ICCR0).
- n represents the CS2 bit to CSO bit (bit2 to bit0) in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (ICCRO).
- The actual timing of $I^{2} \mathrm{C}$ is determined by the values of $m$ and $n$ set by the machine clock ( $\mathrm{t}_{\text {MCLK }}$ ) and the CS4 to CS0 bits in the ICCR0 register.
- Standard-mode:
m and n can be set to values in the following range: $0.9 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }}$ (machine clock) < 10 MHz .
The usable frequencies of the machine clock are determined by the settings of $m$ and $n$ as shown below.

| $(m, n)=(1,8)$ | $: 0.9 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }} \leq 1 \mathrm{MHz}$ |
| :--- | :--- |
| $(m, n)=(1,22),(5,4),(6,4),(7,4),(8,4)$ | $: 0.9 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }} \leq 2 \mathrm{MHz}$ |
| $(m, n)=(1,38),(5,8),(6,8),(7,8),(8,8)$ | $: 0.9 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }} \leq 4 \mathrm{MHz}$ |
| $(m, n)=(1,98)$ | $: 0.9 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }} \leq 10 \mathrm{MHz}$ |

- Fast-mode:
m and n can be set to values in the following range: $3.3 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }}$ (machine clock) < 10 MHz .
The usable frequencies of the machine clock are determined by the settings of $m$ and $n$ as shown below.

| $(m, n)=(1,8)$ | $: 3.3 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }} \leq 4 \mathrm{MHz}$ |
| :--- | :--- |
| $(m, n)=(1,22),(5,4)$ | $: 3.3 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }} \leq 8 \mathrm{MHz}$ |
| $(m, n)=(6,4)$ | $: 3.3 \mathrm{MHz}<\mathrm{t}_{\text {MCLK }} \leq 10 \mathrm{MHz}$ |

14.4.9 UART/SIO, Serial I/O Timing

| Parameter |  |  | $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ | $\mathrm{AV}_{\text {SS }}$ | 0 V , | $40^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Pin name | Condition | Value |  | Unit |
|  |  |  |  | Min | Max |  |
| Serial clock cycle time | $\mathrm{t}_{\text {SCYC }}$ | UCK0 | Internal clock operation | $4 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |
| UCK $\downarrow \rightarrow$ UO time | $\mathrm{t}_{\text {SLOV }}$ | UCK0, UOO |  | -190 | +190 | ns |
| Valid UI $\rightarrow$ UCK $\uparrow$ | $\mathrm{t}_{\text {IVSH }}$ | UCK0, UIO |  | $2 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |
| UCK $\uparrow \rightarrow$ valid UI hold time | $\mathrm{t}_{\text {SHIX }}$ | UCK, UIO |  | $2 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |
| Serial clock "H" pulse width | $t_{\text {SHSL }}$ | UCK0 | External clock operation | $4 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |
| Serial clock "L" pulse width | $t_{\text {SLSH }}$ | UCKO |  | $4 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |
| UCK $\downarrow \rightarrow$ UO time | tsLOV | UCK0, UOO |  | - | 190 | ns |
| Valid UI $\rightarrow$ UCK $\uparrow$ | $\mathrm{t}_{\text {IVSH }}$ | UCK0, UIO |  | $2 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |
| UCK $\uparrow \rightarrow$ valid UI hold time | $\mathrm{t}_{\text {SHIX }}$ | UCK0, UIO |  | $2 \mathrm{t}_{\text {MCLK }}{ }^{*}$ | - | ns |

*: See "Source Clock/Machine Clock" for $\mathrm{t}_{\text {MCLK }}$.

- Internal shift clock mode

- External shift clock mode

14.4.10 MPG Input Timing
$\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | $\mathrm{t}_{\text {TIWH }}$ <br> $\mathrm{t}_{\text {TIWL }}$ | SNIO to SNI2, DTTI | - | $4 \mathrm{t}_{\text {MCLK }}$ | - | ns |  |



### 14.5 A/D Converter

14.5.1 A/D Converter Electrical Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Resolution | - | - | - | 10 | bit |  |
| Total error |  | -3 | - | +3 | LSB |  |
| Linearity error |  | -2.5 | - | +2.5 | LSB |  |
| Differential linear error |  | -1.9 | - | +1.9 | LSB |  |
| Zero transition voltage | $\mathrm{V}_{\text {OT }}$ | $\mathrm{V}_{\mathrm{SS}}-1.5 \mathrm{LSB}$ | $\mathrm{V}_{S S}+0.5 \mathrm{LSB}$ | $\mathrm{V}_{\text {SS }}+2.5 \mathrm{LSB}$ | V |  |
| Full-scale transition voltage | $V_{\text {FST }}$ | $\mathrm{V}_{\mathrm{CC}}-4.5 \mathrm{LSB}$ | $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{LSB}$ | $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{LSB}$ | V |  |
| Compare time | - | 0.9 | - | 16500 | $\mu \mathrm{s}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |
|  |  | 1.8 | - | 16500 | $\mu \mathrm{s}$ | $4.0 \mathrm{~V} \leq \mathrm{V}_{C C}<4.5 \mathrm{~V}$ |
| Sampling time | - | 0.6 | - | $\infty$ | $\mu \mathrm{s}$ | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \text {, with } \\ & \text { external impedance }<5.4 \\ & \mathrm{k} \Omega \end{aligned}$ |
|  |  | 1.2 | - | $\infty$ | $\mu \mathrm{s}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V} \text {, with } \\ & \text { external impedance }<2.4 \\ & \mathrm{k} \Omega \end{aligned}$ |
| Analog input current | $\mathrm{I}_{\text {AIN }}$ | -0.3 | - | +0.3 | $\mu \mathrm{A}$ |  |
| Analog input voltage | $\mathrm{V}_{\text {AIN }}$ | $\mathrm{V}_{S S}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |  |

### 14.5.2 Notes on Using the A/D Converter

- External impedance of analog input and its sampling time
- The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about $0.1 \mu \mathrm{~F}$ to the analog input pin.
- Analog input equivalent circuit


| Vcc | $\mathbf{R}$ | $\mathbf{C}$ |
| :---: | :---: | :---: |
| $4.5 \mathrm{~V} \leq \mathrm{V} \mathrm{cc} \leq 5.5 \mathrm{~V}$ | $1.95 \mathrm{k} \Omega(\mathrm{Max})$ | $17 \mathrm{pF}(\mathrm{Max})$ |
| $4.0 \mathrm{~V} \leq \mathrm{V} \mathrm{cc}<4.5 \mathrm{~V}$ | $8.98 \mathrm{k} \Omega(\mathrm{Max})$ | $17 \mathrm{pF}(\mathrm{Max})$ |

Note: The values are reference values.

- Relationship between external impedance and minimum sampling time

- A/D conversion error

As $\left|\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{SS}}\right|$ decreases, the $\mathrm{A} / \mathrm{D}$ conversion error increases proportionately.

### 14.5.3 Definitions of $A / D$ Converter Terms

## - Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.
When the number of bits is 10 , analog voltage can be divided into $2^{10}=1024$.
■ Linearity error (unit: LSB)
It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 00000000 " $\leftarrow \rightarrow$ "00 00000001 ") of a device to the full-scale transition point ("11 11111111 " $\leftarrow \rightarrow$ "11 1111 1110") of the same device.

■ Differential linear error (unit: LSB)
It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.


MB95390H Series
(Continued)


MB95390H Series

### 14.6 Flash Memory Write/Erase Characteristics

| Parameter | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| Sector erase time (2 Kbyte sector) | - | $0.2 * 1$ | $0.5 * 2$ | s | The time of writing $00_{\mathrm{H}}$ prior to erasure is excluded. |
| Sector erase time (16 Kbyte sector) | - | $0.5 * 1$ | 7.5*2 | s | The time of writing $00_{\mathrm{H}}$ prior to erasure is excluded. |
| Byte writing time | - | 21 | 6100*2 | $\mu \mathrm{s}$ | System-level overhead is excluded. |
| Erase/write cycle | 100000 | - | - | cycle |  |
| Power supply voltage at erase/write | 3.0 | - | 5.5 | V |  |
| Flash memory data retention time | 20*3 | - | - | year | Average $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |

${ }^{*} 1: \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 100000$ cycles
${ }^{*} 2: \mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, 100000$ cycles
*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being $+85^{\circ} \mathrm{C}$ ).

## 15. Sample Characteristics

- Power supply current temperature characteristics

$$
\mathrm{I}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{CC}}
$$

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MP}}=2,4,8,10,16 \mathrm{MHz}$ (divided by 2 ) Main clock mode with the external clock operating

$\mathrm{I}_{\mathrm{CCS}}-\mathrm{V}_{\mathrm{CC}}$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MP}}=2,4,8,10,16 \mathrm{MHz}$ (divided by 2) Main sleep mode with the external clock operating

$\mathrm{I}_{\mathrm{CCL}}-\mathrm{V}_{\mathrm{CC}}$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MPL}}=16 \mathrm{kHz}$ (divided by 2 ) Subclock mode with the external clock operating

$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MP}}=10,16 \mathrm{MHz}$ (divided by 2)
Main clock mode with the external clock operating

$\mathrm{I}_{\mathrm{CCS}}-\mathrm{T}_{\mathrm{A}}$
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MP}}=10,16 \mathrm{MHz}$ (divided by 2 ) Main sleep mode with the external clock operating

$\mathrm{I}_{\mathrm{CCL}}-\mathrm{T}_{\mathrm{A}}$
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MPL}}=16 \mathrm{kHz}$ (divided by 2) Subclock mode with the external clock operating

(Continued)

$$
\mathrm{I}_{\mathrm{CCLS}}-\mathrm{V}_{\mathrm{CC}}
$$

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MPL}}=16 \mathrm{kHz}$ (divided by 2 )
Subsleep mode with the external clock operating

$\mathrm{I}_{\mathrm{CCT}}-\mathrm{V}_{\mathrm{CC}}$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MPL}}=16 \mathrm{kHz}$ (divided by 2 )
Watch mode with the external clock operating

$\mathrm{I}_{\mathrm{CTS}}-\mathrm{V}_{\mathrm{CC}}$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MP}}=2,4,8,10,16 \mathrm{MHz}$ (divided by 2 ) Time-base timer mode with the external clock operating

$\mathrm{I}_{\mathrm{CLLS}}-\mathrm{T}_{\mathrm{A}}$
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MPL}}=16 \mathrm{kHz}$ (divided by 2 ) Subsleep mode with the external clock operating

$\mathrm{I}_{\mathrm{CCT}}-\mathrm{T}_{\mathrm{A}}$
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MPL}}=16 \mathrm{kHz}$ (divided by 2)
Watch mode with the external clock operating

$\mathrm{I}_{\mathrm{CTS}}-\mathrm{T}_{\mathrm{A}}$
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MPL}}=10,16 \mathrm{kHz}$ (divided by 2 ) Time-base timer mode with the external clock operating


$$
\begin{gathered}
\mathrm{I}_{\mathrm{CCH}}-\mathrm{V}_{\mathrm{CC}} \\
\mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{~F}_{\mathrm{MPL}}=\text { (stop) }
\end{gathered}
$$

Substop mode with the external clock stopping

$\mathrm{I}_{\text {ССмСR }}-\mathrm{V}_{\mathrm{CC}}$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MP}}=1,8,10,12.5 \mathrm{MHz}$ (no division) Main clock mode with the main CR clock operating

$\mathrm{I}_{\mathrm{CCSCR}}-\mathrm{V}_{\mathrm{CC}}$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{MPL}}=50 \mathrm{kHz}$ (divided by 2) Subclock mode with the sub-CR clock operating


$$
\begin{gathered}
\mathrm{I}_{\mathrm{CCH}}-\mathrm{T}_{\mathrm{A}} \\
\mathrm{v}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MPL}}=\text { (stop) }
\end{gathered}
$$

Substop mode with the external clock stopping

$\mathrm{I}_{\text {CCMCR }}-\mathrm{T}_{\mathrm{A}}$
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MP}}=1,8,10,12.5 \mathrm{MHz}$ (no division) Main clock mode with the main CR clock operating

$I_{C C S C R}-T_{A}$
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{MPL}}=50 \mathrm{kHz}$ (divided by 2) Subclock mode with the sub-CR clock operating


- Input voltage characteristics


Output voltage characteristics


- Pull-up characteristics


16. Mask Options

| No. | Part Number | MB95F394H MB95F396H MB95F398H | MB95F394K MB95F396K MB95F398K |
| :---: | :---: | :---: | :---: |
|  | Selectable/Fixed | Fixed |  |
| 1 | Low-voltage detection reset | Without low-voltage detection reset | With low-voltage detection reset |
| 2 | Reset | With dedicated reset input | Without dedicated reset input |

## 17. Ordering Information

| Part Number | Package |
| :--- | :---: |
| MB95F394HPMC-G-SNE2 |  |
| MB95F394KPMC-G-SNE2 |  |
| MB95F396HPMC-G-SNE2 | 48-pin plastic LQFP |
| MB95F396KPMC-G-SNE2 | (FPT-48P-M49) |
| MB95F398HPMC-G-SNE2 |  |
| MB95F398KPMC-G-SNE2 |  |
| MB95F394HPMC1-G-SNE2 |  |
| MB95F394KPMC1-G-SNE2 |  |
| MB95F396HPMC1-G-SNE2 | 52-pin plastic LQFP |
| MB95F396KPMC1-G-SNE2 | (FPT-52P-M02) |
| MB95F398HPMC1-G-SNE2 |  |
| MB95F398KPMC1-G-SNE2 |  |
| MB95F394HWQN-G-SNE1 |  |
| MB95F394HWQN-G-SNERE1 |  |
| MB95F394KWQN-G-SNE1 |  |
| MB95F394KWQN-G-SNERE1 | 48-pin plastic QFN |
| MB95F396HWQN-G-SNE1 | (LCC-48P-M11) |
| MB95F396HWQN-G-SNERE1 |  |
| MB95F396KWQN-G-SNE1 |  |
| MB95F396KWQN-G-SNERE1 |  |
| MB95F398HWQN-G-SNE1 |  |
| MB95F398HWQN-G-SNERE1 |  |
| MB95F398KWQN-G-SNE1 |  |
| MB95F398KWQN-G-SNERE1 |  |

MB95390H Series

## 18. Package Dimension

| 48-pin plastic LQFP | Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |  |
| Lead shape | Gullwing |  |
|  | Lead bend <br> direction | Normal bend |
| Sealing method | Plastic mold |  |


(Continued)

MB95390H Series

| 52-pin plastic LQFP | Lead pitch | 0.65 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $10.00 \times 10.00 \mathrm{~mm}$ |  |
|  | Lead shape | Gullwing |
| Sealing method | Plastic mold |  |
| Mounting height | 1.70 mm MAX |  |
| Weight <br> (Reference) | P-LFQFP52-10×10-0.65 |  |


(Continued)

MB95390H Series

## (Continued)

| 48-pin plastic QFN | Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |  |
|  | Sealing method | Plastic mold |
|  | Wounting height | 0.80 mm MAX |



## 19. Major Changes

| Page | Section | Details |
| :---: | :--- | :--- |
| 1 | Features | Changed the main CR clock oscillation accuracy. <br> $\pm 2 \% \rightarrow \pm 2 \%$ or $\pm 2.5 \%$ |
| 4 | Product Line-up | Added a remark about the main CR clock accuracy. |

NOTE: Please see "Document History" about later revised information.

## Document History

| Document Title: MB95F394H/F396K/F398H/F394K/F396H/F398K CMOS F2MC-8FX MB95390H Series 8-bit Microcontrollers <br> Document Number: 002-07573 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| Revision | ECN | Orig. of <br> Change | Submission <br> Date | Description of Change |  |
| $* *$ | - | AKIH | $07 / 27 / 2010$ | Migrated to Cypress and assigned document number 002-07573. <br> No change to document contents or format. |  |
| *A | 5185613 | AKIH | $3 / 31 / 2016$ | Updated to Cypress template |  |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers
Automotive
Clocks \& Buffers
Interface
Lighting \& Power Control
Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/arm
cypress.com/automotive
cypress.com/clocks
cypress.com/interface
cypress.com/powerpsoc
cypress.com/memory
cypress.com/psoc
cypress.com/touch
cypress.com/usb
cypress.com/wireless

PSoC ${ }^{\circledR}$ Solutions
cypress.com/psoc
PSoC 1 | PSoC $3 \mid$ PSoC $4 \mid$ PSoC 5LP
Cypress Developer Community
Community | Forums | Blogs | Video | Training

## Technical Support

cypress.com/support

[^0]
[^0]:    
    
    
    
    
    
    
    
     is prohibited.
    
    
    
    
    
    
    
    
    
     products.
     States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

