16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90800 Series

MB90802/802S/803/803S/F804/V800

DESCRIPTION

The MB90800 series is a general-purpose 16-bit microcontroller that has been developed for high-speed real-time processing required for industrial and office automation equipment and process control, etc. The LCD controller of 48 segment four common is built into.


Instruction set has taken over the same AT architecture as in the F²MC-8L and F²MC-16L, and is further enhanced to support high level languages, extend addressing mode, enhanced divide/multiply instructions with sign and enrichment of bit processing. In addition, long word processing is now available by introducing a 32-bit accumulator.

■ FEATURES

- Clock
 - Built-in PLL clock frequency multiplication circuit
 - Operating clock (PLL clock): divided-by-2 of oscillation (at oscillation of 6.25 MHz) or
 1 to 4 times the oscillation (at oscillation of 6.25 MHz to 25 MHz).
 - Minimum instruction execution time of 40.0 ns (at oscillation of 6.25 MHz, four times the PLL clock, operation at Vcc = 3.3 V)
- The maximum memory space:16 MB
 - 24-bit internal addressing
 - · Bank addressing

(Continued)

■ PACKAGE





(Continued)

• Optimized instruction set for controller applications

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- · High code efficiency
- Enhanced high-precision computing with 32-bit accumulator
- Enhanced Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Instruction set has symmetry and barrel shift instructions

Program Patch Function (2 address pointer)

• 4-byte instruction queue

• Interrupt function

- The priority level can be set to programmable.
- Interrupt function with 32 factors

Data transfer function

• Expanded intelligent I/O service function (EI2OS): Maximum of 16 channels

• Low Power Consumption Mode

- Sleep mode (a mode that halts CPU operating clock)
- Time-base timer mode (a mode that operates oscillation clock and time-base timer)
- Watch mode (mode in which only the subclock and watch timers operate)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking mode (operating CPU at each set cycle)

Package

• QFP-100 (FPT-100P-M06:0.65 mm pin pitch)


• Process : CMOS technology

■ PRODUCT LINEUP

Par	t number	MB90V800	MB90F804-101/201	MB90802/S	MB90803/S		
Туре		Evaluation FLASH MEMORY products Mask ROM products					
System clock		On-chip PLL clock multiplication method(× 1, × 2, × 3, × 4, 1/2 when PLL stops) Minimum instruction execution time of 40.0 ns (at oscillation of 6.25 MHz, four times the PLL clock)					
ROM capa	city	No	256 KB	128	KB		
RAM capa	city	28 KB	16 KB	2 KB	4 KB		
CPU functions		Number of basic instructions : 351 Minimum instruction execution time : 40.0 ns/6.25 MHz oscillator (When four times is used : machine clock 25 MHz, Power supply voltage : 3.3 V ± 0.3 V) Addressing type : 23 types Program Patch Function : 2 address pointers The maximum memory space : 16MB					
Ports		not used)	3 ports (shared with resou				
LCD contro	oller/driver	Segment driver that common driver 48	t can drive the LCD pane $SEG \times 4$ COM	l (liquid crystal disp	lay) directly, and		
16-bit	16-bit free-run timer	1 channel Overflow interrupt					
input/ output	Output compare (OCU)	2 channels Pin input factor: matching of the compare register					
timer	Input capture (ICU)	2 channels Rewriting a register value upon a pin input (rising edge, falling edge, or both edges)					
16-bit Relo	pad Timer	16-bit reload timer operation (toggle output, single shot output selectable) The event count function is optional. Three channels are built in.					
16-bit PPG	6 timer	Output pin × 2 ports Operating clock frequency : fcp, fcp/22, fcp/24, fcp/26 Two channels are built in.					
Timebase	timer	1 channel					
Watchdog	timer	1 channel					
Timer clock	k output circuit	Clock with a frequency of external input clock divided by 16/32/64/128 can be output externally.					
I ² C bus		I ² C Interface. 1 channel is built-in.					
8/10-bit A/D converter		12 channels (input multiplex) The 8-bit resolution or 10-bit resolution can be set. Conversion time : 5.9 μs (When machine clock 16.8 MHz works).					
UART		Full-duplex double buffer Asynchronous/synchronous transmit (with start/stop bits) are supported. Two channels are built in.					
Extended I/O serial interface		Two channels are built in.					
Interrupt de	elay interrupt	Four channel independence (A/D input and using combinedly) Interrupt causes: "L"→"H" edge/"H"→"L" edge/"L" level/"H" level selectable					

Part number	MB90V800	MB90F804-101/201	MB90803/S		
DTP/External interrupt	8 channels (The 8 channels include with the shared A/D input) Interrupt causes: "L"→"H" edge/"H"→"L" edge/"L" level/"H" level selectable				
Low Power Consumption Mode	Sleep mode/Time-base timer mode/Watch mode/Stop mode/CPU intermittent mode				
Process CMOS					
Operating voltage	2.7 V to 3.6 V				

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
92, 93	X0, X1	Α	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the x1 pin unconnected.
13, 14	X0A, X1A	В	Oscillation status	It is 32 kHz oscillation pin. (Dual-line model)
13, 14	P90, P91	G	Port input (High-Z)	General purpose input/output port. (Single-line model)
51	MD2	М	Mode Pins	Input pin for selecting operation mode. Connect directly to Vss.
52, 53	MD1, MD0	L	Mode Pins	Input pin for selecting operation mode. Connect directly to Vcc.
54	RST	K	Reset input	External reset input pin.
63, 64, 67 to 76	SEG0 to SEG11	D	LCD SEG output	A segment output terminal of the LCD controller/driver.
77 to 84	SEG12 to SEG19	E		A segment output terminal of the LCD controller/driver.
	P00 to P07			General purpose input/output port.
85 to 89,	SEG20 to SEG27	E		A segment output terminal of the LCD controller/driver.
94 to 96	P10 to P17			General purpose input/output port.
97 to 100, 1 to 4	SEG28 to SEG35	E		A segment output terminal of the LCD controller/driver.
1 10 4	P20 to P27			General purpose input/output port.
	SEG36		Port input (High-Z)	A segment output terminal of the LCD controller/driver.
5	P30	Е		General purpose input/output port.
	SO3	_		Serial data output pin of serial I/O ch.3. Valid when serial data output of serial I/O ch.3 is enabled.
	SEG37			A segment output terminal of the LCD controller/driver.
6	P31	Е		General purpose input/output port.
	SC3	_		Serial clock I/O pin of serial I/O ch.3. Valid when serial clock output of serial I/O ch.3 is enabled.

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
	SEG38			A segment output terminal of the LCD controller/driver.
7	P32	Е		General purpose input/output port.
,	SI3	L		Serial data input pin of serial I/O ch.3. This pin may be used during serial I/O ch.3 in input mode, so it cannot use as other pin function.
	SEG39			A segment output terminal of the LCD controller/driver.
8	P33	Е		General purpose input/output port.
	TMCK			Timer clock output pin. It is effective when permitting the power output.
	SEG40, SEG41	_		A segment output terminal of the LCD controller/driver.
9, 10	P34, P35	E		General purpose input/output port.
	IC0, IC1			External trigger input pin of input capture ch.0/ch.1.
	SEG42, SEG43		Port input (High-Z)	A segment output terminal of the LCD controller/driver.
11, 12	P36, P37	Е		General purpose input/output port.
	OCU0, OCU1			Output terminal for the Output Compares.
17 to 21	LED0 to LED4	F		It is a output terminal for LED (lo∟ = 15 mA).
	P40 to P44			General purpose input/output port.
	LED5 to LED7			It is a output terminal for LED (lo∟ = 15 mA).
00.1.04	P45 to P47	_		General purpose input/output port.
22 to 24	TOT0 to TOT2	F		External event output pin of reload timer ch.0 to ch.2. It is effective when permitting the external event output.
	SEG44, SEG45			A segment output terminal of the LCD controller/driver.
25, 26	P50, P51	Е		General purpose input/output port.
	TINO, TIN1	_		External clock input pin of reload timer ch.0, ch.1. It is effective when permitting the external clock input.

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
	SEG46			A segment output terminal of the LCD controller/driver.
	P52			General purpose input/output port.
27	TIN2	E		External clock input pin of reload timer ch.2. It is effective when permitting the external clock input.
	PPG0			PPG timer (ch.0) output pin.
00	SEG47	F		A segment output terminal of the LCD controller/driver.
28	P53	E		General purpose input/output port.
	PPG1			PPG (ch.1) timer output pin.
29	29 SIO G			Serial data input pin of UART ch.0. This pin may be used during UART ch.0 in receiving mode, so it cannot use as other pin function.
	P54		Port input (High-Z)	General purpose input/output port.
30	SC0	G		Serial clock input/output pin of UART ch.0. It is effective when permitting the serial clock output of UART ch.0.
	P55			General purpose input/output port.
31	SO0	G		Serial data output pin of UART ch.0. It is effective when permitting the serial clock output of UART ch.0.
	P56			General purpose input/output port.
33	SI1	G		Serial data input pin of UART ch.1. This pin may be used during UART ch.1 in receiving mode, so it cannot use as other pin function.
	P57			General purpose input/output port.
34	P76	G		General purpose input/output port.
36 to 40	AN0 to AN4	1		Analog input pin ch.0 to ch.4 of A/D converter. Enabled when analog input setting is " enabled "(set by ADER).
	P60 to P64			General purpose input/output port.

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
	AN5 to AN7			Analog input pin ch.5 to ch.7 of A/D converter. Enabled when analog input setting is " enabled ".
41 to 43	P65 to P67	I		General purpose input/output port.
	INT0 to INT2		Analog input (High-Z)	Functions as an external interrupt ch.0 to ch.2 input pin.
	AN8			Analog input pin ch.8 of A/D converter. Enabled when analog input setting is " enabled ".
45	P70	I		General purpose input/output port.
	INT3			Functions as an external interrupt ch.3 input pin.
	AN9			Analog input pin ch.9 of A/D converter. Enabled when analog input setting is " enabled ".
46	P71	ı		General purpose input/output port.
	SC1			Serial clock input/output pin of UART ch.1. It is effective when permitting the serial clock output of UART ch.1.
	AN10			Analog input pin ch.10 of A/D converter. Enabled when analog input setting is " enabled ".
47	P72	1	Port input	General purpose input/output port.
47	SO1	•	(High-Z)	Serial data output pin of serial I/O ch.1. Valid when serial data output of serial I/O ch.1 is enabled.
	AN11			Analog input pin ch.11 of A/D converter. Enabled when analog input setting is " enabled ".
48	P73	1		General purpose input/output port.
	SI2	•		Serial data input pin of serial I/O ch.2. This pin may be used during serial I/O ch.2 in input mode, so it cannot use as other pin function.

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
	SDA			Data input/output pin of I ² C Interface. This pin is enabled when the I ² C interface is operated. While the I ² C interface is running, the port must be set for input use.
49	P74	Н		General purpose input/output port. (N-ch open-drain, withstand voltage of 5 V.)
	SC2		Port input	Serial clock input pin of serial I/O ch.2. Valid when serial clock output of serial I/O ch.2 is enabled.
	SCL		(High-Z)	Clock input/output pin of I ² C Interface. This pin is enabled when the I ² C interface is operated. While the I ² C interface is running, the port must be set for input use.
50	P75	Н		General purpose input/output port. (N-ch open-drain, withstand voltage of 5 V.)
	SO2			Serial data output pin of serial I/O ch.2. Valid when serial data output of serial I/O ch.2 is enabled.
55 to 57	22 1() 2/		LCD drive power	LCD controller/driver. Reference power terminals of LCD controller/driver.
	P80 to P82		supply input	General purpose input/output port.
59, 60	COM0, COM1	D	LCD COM output	A common output terminal of the LCD controller/driver.
	P83, P84		Port input	General purpose input/output port.
61, 62	COM2, COM3	E	(High-Z)	A common output terminal of the LCD controller/driver.
32	AVcc	С		A/D converter exclusive power supply input pin.
35	AVss	С		A/D converter-exclusive GND power supply pin.
58	V3	J	Power supply	LCD controller/driver Reference power terminals of LCD controller/driver.
15, 65, 90	Vcc	_		These are power supply input pins.
16, 44, 66, 91	Vss			GND power supply pin.

^{* :} Refer to "■ I/O CIRCUIT TYPE" for I/O circuit type.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	Clock input N-ch N-ch Standby control signal	Oscillation feedback resistance : 1 $\mbox{M}\Omega$ approx.
В	Clock input N-ch N-ch Standby control signal	Low-rate oscillation feedback resistor, approx.10 $\text{M}\Omega$
С	P-ch AVP	Analog power supply input protection circuit
D	P-ch R LCDC output	LCDC output
E	LCDC output Input signal Standby control signal	CMOS output LCDC output Hysteresis input (With input interception function at standby)

Туре	Circuit	Remarks
F	P-ch N-ch Input signal Standby control signal	CMOS output (Heavy-current IoL =15 mA for LED drive) Hysteresis input (With input interception function at standby)
G	N-ch Input signal Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) Notes: • The I/O port and internal resources share one output buffer for their outputs. The I/O port and internal resources share one input buffer for their input.
н	N-ch Nout Table Nout Signal Standby control signal	 Hysteresis input (With input interception function at standby) N-ch open drain output
I	Input signal Standby control signal A/D converter Analog input	CMOS output CMOS hysteresis input (With input interception function at standby) Analog input (If the bit of analog input enable register = 1, the analog input of A/D converter is enabled.) Notes: The I/O port and internal resources share one output buffer for their outputs. The I/O port and internal resources share one input buffer for their input.

Туре	Circuit	Remarks
J	P-ch N-ch N-ch Input signal Standby control signal LCD drive power supply	CMOS output CMOS hysteresis input (With input interception function at standby) LCD drive power supply input
К	Reset input	CMOS hysteresis input with pull-up resistor.
L	Reset input	CMOS hysteresis input
М	Input	CMOS hysteresis input with pull-down resistor

■ HANDLING DEVICES

1. Preventing Latch-up, Turning on Power Supply

Latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins,
- A voltage higher than the rated voltage is applied between Vcc pin and Vss pin.
- If the AVcc power supply is turned on before the Vcc voltage.

Ensure that you apply a voltage to the analog power supply at the same time as V_{CC} or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as V_{CC} and the digital power supply).

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using CMOS IC, take great care to prevent the occurrence of latch-up.

2. Treatment of unused pins

If unused input pins are left open, they may cause abnormal operation or latch-up which may lead to permanent damage to the semiconductor. Any such pins should be pulled up or pulled down through resistance of at least $2 \text{ k}\Omega$.

Any unused input/output pins should be left open in output status, or if found set to input status, they should be treated in the same way as input pins.

Any unused output pins should be left open.


3. Treatment of A/D converter power supply pins

Even if the A/D converter is not used, pins should be connected so that AVcc = Vcc, and AVss = Vss.

4. About the attention when the external clock is used


In using an external clock, drive pin X0 only and leave pin X1 open.

The example of using an external clock is shown below.



Please set X0A = GND and X1A = open without subclock mode.

The following figure shows the using sample.



5. Treatment of power supply pins (Vcc/Vss)

In products with multiple Vcc or Vss pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect all power supply pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between Vcc and Vss near this device.

6. About Crystal oscillators circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1 pins and X0A/X1A pins, the crystal oscillator (or the ceramic oscillator) and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0/X1 pins and X0A/X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

7. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

8. Stabilization of Supply Power Supply

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/60 MHz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.


9. Note on Using the two-subsystem product as one-subsystem product

If you are using only one subsystem of the MB90800 series that come in one two-subsystem product, use it with $XOA = V_{SS}$ and X1A = OPEN.


10. Write to FLASH

Ensure that you must write to FLASH at the operating voltage Vcc = 3.0 V to 3.6 V.

■ BLOCK DIAGRAM



■ MEMORY MAP



Part number	Address #1	Address #2
MB90802	0008FFн	FE0000н
MB90803	0010FFн	FE0000н
MB90F804	0040FFн	FC0000н
MB90V800	0070FFн	F80000 _H *

^{*:} ROM is not built into MB90V800. F80000_H is ROM decipherment region on the tool side.


Memory Map of MB90800 Series

Notes: • When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF4000H to FFFFFH") of bank FF is visible from the higher addresses ("008000H to 00FFFFH") of bank 00.


- The ROM mirror function is for using the C compiler small model.
- The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Note that because the ROM area of bank FF exceeds
 - 32 KB, all data in the ROM area cannot be shown in mirror image in bank 00.
- When the C compiler small model is used, the data table can be shown as mirror image at " 008000H to 00FFFFH " by storing the data table at " FF8000H to FFFFFFH. Therefore, data tables in the ROM area can be referenced without declaring the far addressing with the pointer.

■ F²MC-16L CPU Programming model


• Dedicated Registers



• General purpose registers



Processor status



■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXXB
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXX
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXX
000007н	PDR7	Port 7 data register	R/W	Port 7	- XXXXXXXB
000008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXB
000009н	PDR9	Port 9 data register	R/W	Port 9	XX _B
00000Ан to 00000Fн		Prohib	ited		
000010н	DDR0	Port 0 direction register	R/W	Port 0	00000000
000011н	DDR1	Port 1 direction register	R/W	Port 1	0 0 0 0 0 0 0 0 _B
000012н	DDR2	Port 2 direction register	R/W	Port 2	0 0 0 0 0 0 0 0 _B
000013н	DDR3	Port 3 direction register	R/W	Port 3	0 0 0 0 0 0 0 0 _B
000014н	DDR4	Port 4 direction register	R/W	Port 4	0 0 0 0 0 0 0 0 _B
000015н	DDR5	Port 5 direction register	R/W	Port 5	0 0 0 0 0 0 0 0 _B
000016н	DDR6	Port 6 direction register	R/W	Port 6	0 0 0 0 0 0 0 0 _B
000017н	DDR7	Port 7 direction register	R/W	Port 7	- 0 0 0 0 0 0 0в
000018н	DDR8	Port 8 direction register	R/W	Port 8	00000
000019н	DDR9	Port 9 direction register	R/W	Port 9	О Ов
00001Ан to 00001Dн		Prohib	ited		
00001Бн 00001Ен	ADER0	Analog input enable 0	R/W	Port 6, A/D	1111111 _B
00001Eн	ADER1	Analog input enable 1	R/W	Port 7, A/D	1111в
000020н	SMR0	Serial mode register	R/W	,	0 0 0 0 0 - 0 Ов
000021н	SCR0	Serial control register	R/W		00000100в
000022н	S1DR0/ SODR0	Serial input/output register R/W UARTO		XXXXXXXXB	
000023н	SSR0	Serial data register	R/W		0 0 0 0 10 0 0в
000024н		Prohib	ited		
000025н	CDCR0	Communication prescaler control register	R/W	Prescaler 0	000000в
000026н, 000027н		Prohib	ited		

000028-b SMR1 Serial mode register R/W 000029-b SCR1 Serial control register R/W W W W W W W W W W	Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
SIDR1/ SORM Serial input/output register R/W R	000028н	SMR1	Serial mode register	R/W		0 0 0 0 0 - 0 0в
SODR1 Sciral linput/output register R/W	000029н	SCR1	Serial control register	R/W, W		00000100в
O0002CH CDCR1 Communication prescaler control R/W Prescaler 1 0 0 - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00002Ан		Serial input/output register	R/W	UART1	XXXXXXXXB
CDCR1 Communication prescaler control register R/W Prescaler 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00002Вн	SSR1	Serial data register		00001000в	
	00002Сн		Prohibite	ed		
00002FH 000030h ENIR Interrupt/DTP enable R/W External interrupt 0000030h EIRR Interrupt/DTP source R/W 0000030h EIRR Interrupt/DTP source R/W 0000030h EIRR Request level set register Prohibited Prohibited 0000030h ADCS0 Control status register (lower) R/W 0000030h ADCS1 Control status register (upper) R/W W, R/W 000036h ADCR0 Data register (upper) R/W R/W 000036h ADCR1 Data register (upper) R/W Prohibited Prohibited Data register (upper) R/W (upper)	00002Dн	CDCR1	·	R/W	Prescaler 1	000000в
00002FH ENIR Interrupt/DTP enable R/W External interrupt 0008 000030H EIRR Interrupt/DTP source R/W External interrupt 0008 000032H ELVR Request level set register R/W 0000030 0000000 0000000 000034H ADCS0 Control status register (lower) R/W ADCS1 Control status register (upper) W, R/W ADCS1 00000000 0000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000000000 00000000 00000000 000000000 000000000 000000000 000000000 000000000 000000000 00000000 000000000 000000000 00000000000 000000000 000000000 000000000 000000000 00000000 000000000 000000000 0000000000 000000000 000000000 000000000 000000000 000000000 000000000 0000000000 000000000000 00000000000 00000000000 <t< td=""><td>00002Ен</td><td></td><td>Prohibite</td><td>2d</td><td></td><td></td></t<>	00002Ен		Prohibite	2d		
O00031	00002Fн		1 Tornibile	J u		
O00032H ELVR Request level set register R/W O00000000000000000000000000000000000	000030н	ENIR	Interrupt/DTP enable	R/W		ООООВ
000033H ADCS0 Control status register (lower) R/W A/D converter 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000031н	EIRR	Interrupt/DTP source	R/W	External interrupt	XXXX _B
000034+ih ADCS0 Control status register (lower) R/W R/W ADCS1 Control status register (upper) W, R/W ADCS1 Control status register (upper) W, R/W ADCS1 Control status register (upper) W, R/W ADCS0 Data register (lower) R, W ADCS0 Data register (upper) R, W ADCS0 ADCS0 Data register (upper) R/W ADCS0 ADCS0 ADCS0 Data register (upper) R/W ADCS0 ADC	000032н	ELVR	Request level set register	R/W		0 0 0 0 0 0 0 0в
000035H ADCS1 Control status register (upper) W, R/W A/D converter 0000000 00 00 00 00 00 00 00 00 00 00 0	000033н		Prohibite	ed		
March ADCR0 Data register (lower) R W ADCR1 Data register (upper) R, W March Marc	000034н	ADCS0	Control status register (lower)	R/W		00в
Marting	000035н	ADCS1	Control status register (upper)	W, R/W	A /D	0 0 0 0 0 0 0 0в
None	000036н	ADCR0	Data register (lower)	R	A/D converter	XXXXXXXX
ADMR A/D conversion channel set register R/W A/D converter 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000037н	ADCR1	Data register (upper)	R, W		0 0 1 0 1 - ХХв
CPCLR Compare clear register R/W	000038н		Prohibite			
CPCLR Compare clear register R/W	000039н	ADMR	A/D conversion channel set register	R/W	A/D converter	0000000
O0003GH O0003CH O0003CH O0003DH O0003CH O0003CH O0003CH O0003CH O0003CH O0003CH O0003CH O0003CH O0003CH O0003CH O0004CH O0004CH	00003Ан	00010		DAM		XXXXXXXX
TCDT	00003Вн	CPCLR	Compare clear register	R/VV		XXXXXXXX
00003DH TCCSL Timer counter control/status register (lower) R/W 16-bit free-run timer 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 b	00003Сн	TODT		DAM		00000000
TCCSL Timer Counter Control/status register R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00003Dн	ICDI	I imer counter data register	R/VV	16-bit free-run	00000000
O00040H	00003Ен	TCCSL	_	R/W	timer	0 0 0 0 0 0 0 0 0в
to 000043H Prohibited 000044H 000045H IPCP0 Input capture data register 0 R XXXXXXXXB XXXXXXXXXXXXXXXXXXXXXXXXXXXX	00003Fн	TCCSH		R/W		0 0 0 0 0 0в
000045н IPCP0 Input capture data register 0 R Input Capture 0/1 XXXXXXXXB 000047н IPCP1 Input capture data register 1 R/W Input Capture 0/1 XXXXXXXXXB 000048н ICS01 Control status register R/W 0 0 0 0 0 0 0 0 0 0 000049н OCCP0 Compare register 0 R/W Output compare 0 0 0 0 0 0 0 0 0 0 0 00004CH OCCP1 Compare register 1 R/W Output compare 1 0 0 0 0 0 0 0 0 0 0	to		Prohibite	ed		
000045H IPCP1 Input capture data register 1 R Input Capture 0/1 XXXXXXXXXB XXXXXXXXXB 000047H ICS01 Control status register R/W 000040H 000000000000000000000000000000000000	000044н	IDCDO	Input capture data register 0			XXXXXXXXB
000046н 000047н 000047н 000048н 000049н 000048н 0000048н 0000048н 000048н 0000048н 000048н 000048н 000048н 000048н 000048н 000048н 000048н 000	000045н	IFCFU	Imput capture data register o	В		XXXXXXXXB
000047H Control status register R/W XXXXXXXXB 000048H ICS01 Control status register R/W 0 0 0 0 0 0 0 0 0 B 000049H OCCP0 Compare register 0 R/W Output compare 0 0 0 0 0 0 0 0 0 B 00004CH OCCP1 Compare register 1 R/W Output compare 1 0 0 0 0 0 0 0 0 B	000046н	IDCD4	Innut continue data register 4		Input Capture 0/1	XXXXXXXXB
000049H Prohibited 00004AH OCCP0 Compare register 0 R/W Output compare 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000047н	IFCFI	mput capture data register i			XXXXXXXXB
00004AH OCCP0 Compare register 0 R/W Output compare 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000048н	ICS01	Control status register	R/W	1	0 0 0 0 0 0 0 0 0в
OCCP0 Compare register 0 R/W Output compare 0 00004CH OCCP1 Compare register 1 R/W Output compare 1 00004CH OCCP1 Compare register 1 R/W Output compare 1	000049н		Prohibite	ed	1	
00004Сн ОССР1 Сомрате register 1 R/W Output compare 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00004Ан	00000	Company register 2	D // /	Output	0 0 0 0 0 0 0 0в
OCCP1 Compare register 1 R/W Output compare 1	00004Вн	OCCP0	Compare register u	K/VV	Output compare 0	0 0 0 0 0 0 0 0в
00004DH Compare register 1 R/W Output compare 1 0 0 0 0 0 0 0 0 B	00004Сн	00054	0	DAA	0.45.4	0000000
	00004Dн	OCCP1	Compare register 1	K/VV	Output compare 1	0000000

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
00004Ен	OCSL	Control register (lower)	R/W	Output Compare	0 0 0 0 0 Ов
00004Fн	OCSH	Control register (upper)	R/W	0/1	ОООООВ
000050н	TMCSR0L	Timer control status register (lower)	R/W		0 0 0 0 0 0 0 0в
000051н	TMCSR0H	Timer control Status register (upper)	R/W	16-bit reload	ООООВ
000052н	TMR0/	16-bit timer register/Reload register	R/W	timer 0	XXXXXXXXB
000053н	TMRLR0	10-bit timer register/ixeload register	IX/VV		XXXXXXXXB
000054н	TMCSR1L	Timer control status register (lower)	R/W		0 0 0 0 0 0 0 0в
000055н	TMCSR1H	Timer control status register (upper)	R/W	16-bit reload	ООООВ
000056н	TMR1/	16-bit timer register/Reload register	R/W	timer 1	XXXXXXXXB
000057н	TMRLR1	10-bit timer register/ixeload register	IX/VV		XXXXXXXXB
000058н	TMCSR2L	Timer control status register (lower)	R/W		0 0 0 0 0 0 0 0в
000059н	TMCSR2H	Timer control status register (upper)	R/W	16-bit reload	ООООВ
00005Ан	TMR2/	16-bit timer register/Reload register	R/W	timer 2	XXXXXXXXB
00005Вн	TMRLR2	10-bit timer register/Neload register	IN/VV		XXXXXXXXB
00005Сн	LCRL	.CD control register (lower) R/		LOD and trailing	00010000в
00005Dн	LCRH	LCD control register (upper)	R/W	LCD controller/ driver	0 0 0 0 0 0 0 0в
00005Ен	LCRR	LCD range register	R/W	dilvei	0 0 0 0 0 0 0 0в
00005Fн		Prohibit	ed		
000060н	SMCS0	Serial mode control status register	R, R/W	SIO	0000010в
000061н	SIVICSO	Serial mode control status register	R/W	(Extended Serial	ООООВ
000062н	SDR0	Serial Data Register	R/W	I/O)	XXXXXXXXB
000063н	SDCR0	Communication prescaler control register	R/W	Communication prescaler (SIO)	0 0 0 0 0в
000064н	SMCS1	Social mode control status register	R, R/W	SIO	0000010в
000065н	SIVICST	Serial mode control status register	R/W	(Extended Serial	ООООВ
000066н	SDR1	Serial Data Register	R/W	I/O)	XXXXXXXXB
000067н	SDCR1	Communication prescaler control register	R/W	Communication prescaler (SIO)	0 0 0 0 0в
000068н		Prohibit	od		
000069н		FIOIIIDIU	eu		
00006Ан	IBSR	I ² C status register	R		0 0 0 0 0 0 0 0в
00006Вн	IBCR	I ² C control register	R/W		0 0 0 0 0 0 0 0в
00006Сн	ICCR	I ² C clock selection register	R/W	I ² C	XX0XXXXX _B
00006Dн	IADR	I ² C address register	R/W		XXXXXXXXB
00006Ен	IDAR	I ² C data register	R/W		XXXXXXXXB
00006Fн	ROMM	ROM mirror function select register	R/W, W	ROM mirror	XXXXXXX1 _B

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000070н	PDCRL0	PDCRL0/PDCRH0 PPG down counter	R		11111111
000071н	PDCRH0	register	IX.		11111111
000072н	PCSRL0	PCSRL0/PCSRH0 PPG cycle set	W		XXXXXXXXB
000073н	PCSRH0	register	VV	16-bit	XXXXXXXXB
000074н	PDUTL0	PDUTL0/PDUTH0 PPG duty setting	W	PPG0	XXXXXXXXB
000075н	PDUTH0	register	VV		XXXXXXXXB
000076н	PCNTL0	PCNTL0/PCNTH0 PPG control status	R/W		000000
000077н	PCNTH0	register	IN/VV		000000-в
000078н	PDCRL1	PDCRL1/PDCRH1 PPG down counter	R		11111111
000079н	PDCRH1	register	K		11111111
00007Ан	PCSRL1	PCSRL1/PCSRH1 PPG cycle set	W		XXXXXXXXB
00007Вн	PCSRH1	register	VV	16-bit	XXXXXXXXB
00007Сн	PDUTL1	PDUTL1/PDUTH1 PPG duty setting	W	PPG1	XXXXXXXXB
00007Dн	PDUTH1	register	VV		XXXXXXXXB
00007Ен	PCNTL1	PCNTL1/PCNTH1 PPG control status	DAM		000000
00007Fн	PCNTH1	register	R/W		000000-в
000080н					
to		(Reserve	d)		
000095н		Deale ile ite			
000096н		Prohibite			
000097н		(Reserve	a)		
000098н to 00009Dн		Prohibite	ed		
00009Ен	PACSR	ROM correction control register	R/W	ROM Correction	00000000
00009Fн	DIRR	Delayed interrupt source generated/ release register	R/W	Delayed interrupt	Ов
0000А0н	LPMCR	Low power consumption mode control register	R/W, W	Low power consumption	0 0 0 1 1 0 0 0в
0000А1н	CKSCR	Clock selector register	R/W, R	control circuit	11111100в
0000А2н					
to		Prohibite	ed		
0000А7н	WIDTO	Wotohdog times assistant	D 147	\\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VVVV 4 4 4
0000А8н	WDTC	Watchdog timer control	R, W	Watchdog timer	XXXXX 1 1 1 _B
0000А9н	TBTC	Time-base timer control register	R/W, W	Time-base timer	1 0 0 1 0 Ов
0000ААн	WTC	Watch timer control register	R/W, R	Watch timer (Sub clock)	1 ХО 1 1 О О Ов
0000ABн to 0000ADн		Prohibite	ed		(Continued)

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000АЕн	FMCS	Flash control register	R/W	Flash I/F	000Х000В
0000АГн	TMCS	Timer clock output control register	R/W	Timer clock divide	XXXXX 0 0 0 _B
0000В0н	ICR00	Interrupt control register 00	R/W, W, R		00000111в
0000В1н	ICR01	Interrupt control register 01	R/W, W, R		00000111в
0000В2н	ICR02	Interrupt control register 02	R/W, W, R		00000111в
0000ВЗн	ICR03	Interrupt control register 03	R/W, W, R		00000111в
0000В4н	ICR04	Interrupt control register 04	R/W, W, R		00000111в
0000В5н	ICR05	Interrupt control register 05	R/W, W, R		00000111в
0000В6н	ICR06	Interrupt control register 06	R/W, W, R		00000111в
0000В7н	ICR07	Interrupt control register 07	R/W, W, R	Interrupt	00000111в
0000В8н	ICR08	Interrupt control register 08	R/W, W, R]	00000111в
0000В9н	ICR09	Interrupt control register 09	R/W, W, R		00000111в
0000ВАн	ICR10	Interrupt control register 10	R/W, W, R		00000111в
0000ВВн	ICR11	Interrupt control register 11	R/W, W, R		00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W, W, R		00000111в
0000ВДн	ICR13	Interrupt control register 13	R/W, W, R		00000111в
0000ВЕн	ICR14	Interrupt control register 14	R/W, W, R		00000111в
0000ВFн	ICR15	Interrupt control register 15	R/W, W, R		00000111в
001FF0н					XXXXXXXXB
001FF1н	PADR0	Program address detection register 0	R/W	Address	XXXXXXXXB
001FF2н				matching	XXXXXXXXB
001FF3н				detection	XXXXXXXXB
001FF4н	PADR1	Program address detection register 1	R/W	function	XXXXXXXXB
001FF5н					XXXXXXXXB
007900н to 007917н	VRAM	LCD display RAM	R/W	LCD controller/ driver	XXXXXXX

• Read/Write

R/W : Readable and Writable

R : Read only W : Write only

· Initial values

0 : Initial Value is "0".1 : Initial Value is "1".

X : Initial Value is Indeterminate.

- : Unused bit

■ INTERRUPT SOURCES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS

Intervent course	El ² OS	Int	terrupt	vector	Interrupt of	Priority	
Interrupt source	readiness	Nun	nber*	Address	ICR	Address	Priority
Reset	×	#08	н80	FFFFDCH	_	_	High
INT 9 instruction	×	#09	09н	FFFFD8 _H	_	_	A
Exceptional treatment	×	#10	0Ан	FFFFD4 _H	_	_	1 T
DTP/External interrupt ch.0	0	#11	0Вн	FFFFD0 _H	ICR00	0000В0н	
DTP/External interrupt ch.1	0	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
Serial I/O ch.2	×	#15	0Fн	FFFFC0 _H	ICR02	000000	
DTP/External interrupt ch.2/ch.3	0	#16	10н	FFFFBCH	ICR02	0000В2н	
Serial I/O ch.3	×	#17	11н	FFFFB8 _H	ICR03	0000ВЗн	
16-bit free-run timer	0	#18	12н	FFFFB4 _H	ICKUS	0000D3H	
Watch timer	×	#19	13н	FFFFB0 _H	ICR04	0000В4н	
16-bit Reload Timer ch.2	0	#21	15н	FFFFA8 _H	ICR05	0000В5н	
16-bit Reload Timer ch.0	Δ	#23	17н	FFFFA0 _H	ICR06	0000В6н	
16-bit Reload Timer ch.1	Δ	#24	18н	FFFF9C _H	ICKU		
Input capture ch.0	Δ	#25	19н	FFFF98 _H	ICR07	0000В7н	
Input capture ch.1	Δ	#26	1Ан	FFFF94 _H	ICKUI	0000B7H	
PPG timer ch.0 counter-borrow	0	#27	1Вн	FFFF90 _H	ICR08	0000В8н	
Output compare match	0	#29	1Dн	FFFF88 _H	ICR09	0000В9н	
PPG timer ch.1 counter-borrow	0	#31	1Fн	FFFF80 _H	ICR10	0000ВАн	
Time-base timer	×	#33	21н	FFFF78 _H	ICR11	0000ВВн	
UART0 reception end	0	#35	23н	FFFF70 _H	ICR12	0000ВСн	
UART0 transmission end	Δ	#36	24н	FFFF6C _H	ICKIZ	0000BCH	
A/D converter conversion termination	0	#37	25н	FFFF68 _H	ICR13	0000ВДн	
I ² C Interface	×	#38	26н	FFFF64 _H	ICKIS	0000BDH	
UART1 : Reception	0	#39	27н	FFFF60 _H	ICR14	0000ВЕн	
UART1 : Transmission	Δ	#40	28н	FFFF5C _H	ICK 14	UUUUDEH	
Flash memory status	×	#41	29н	FFFF58 _H	ICR15	0000ВFн	▼
Delayed interrupt output module	×	#42	2Ан	FFFF54 _H	ICK 13	ООООБГН	Low

○ : Available

× : Unavailable

 \triangle : Available when a cause of interrupt sharing a same ICR is not used.

- *: When interrupts of the same level are output at the same time, the interrupt with the smallest interrupt vector number has the priority.
 - For a resource that has two interrupt causes in the same interrupt control register (ICR), use of El²OS is enabled, El²OS is started upon detection of one of the interrupt causes. As interrupts other than the start cause are masked during El²OS start, masking one of the interrupt causes is recommended when using El²OS.
 - For a resource that has two interrupt causes in the same interrupt control register (ICR), the interrupt flag is cleared by an EI2OS interrupt clear signal.

■ PERIPHERAL RESOURCES

1. I/O port

The I/O ports function to output data from the CPU to I/O pins by setting their port data register (PDR) and send signals input to I/O pins to the CPU. In addition, the port can randomly set the direction of the input/output of the port in bit by the port direction register (DDR).

The MB90800 series has 68 (70 ports when the subclock is not used) input/output pins. Port0 to port8 (port0 to port9 when product without the subclock is used) are input/output port.

(1) Port data register

PDR0									Initial Value	Access
Address : 000000н	7	6	5	4	3	2	1	0	Indeterminate	R/W*
Addiess . UUUUUUH	P07	P06	P05	P04	P03	P02	P01	P00	mueterminate	r\/VV
PDR1	15	14	13	12	11	10	9	8		
Address : 000001 _H	P17	P16	P15	P14	P13	P12	P11	P10	Indeterminate	R/W*
PDR2	7	6	5	4	3	2	1	0		
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	Indeterminate	R/W*
PDR3	15	14	13	12	11	10	9	8		
Address : 000003н	P37	P36	P35	P34	P33	P32	P31	P30	Indeterminate	R/W*
PDR4	7	6	5	4	3	2	1	0		
Address: 000004H	P47	P46	P45	P44	P43	P42	P41	P40	Indeterminate	R/W*
PDR5	15	14	13	12	11	10	9	8		
Address : 000005н	P57	P56	P55	P54	P53	P52	P51	P50	Indeterminate	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	Indeterminate	R/W*
PDR7	15	14	13	12	11	10	9	8		
Address : 000007 _H	_	P76	P75	P74	P73	P72	P71	P70	Indeterminate	R/W*
PDR8	7	6	5	4	3	2	1	0		
Address : 000008н	_	_	_	P84	P83	P82	P81	P80	Indeterminate	R/W*
PDR9	15	14	13	12	11	10	9	8		
Address : 000009н	_			_	_		P91	P90	Indeterminate	R/W*
- : Unused			•	_	_					

*: R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows

• Input mode

When reading: Read the corresponding pin level. When writing: Write into the latch for the output.

• Output mode

When reading: Read the value of the data register latch.

When writing : Write into the corresponding pin.

(2) Port direction register

DDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address: 000010H	D07	D06	D05	D04	D03	D02	D01	D 00	0000000В	R/W
DDR1	15	14	13	12	11	10	9	8		
Address: 000011H	D17	D16	D15	D14	D13	D12	D11	D10	0000000В	R/W
DDR2	7	6	5	4	3	2	1	0		
Address: 000012H	D27	D26	D25	D24	D23	D22	D21	D20	0000000В	R/W
DDR3	15	14	13	12	11	10	9	8		
Address: 000013 _H	D37	D36	D35	D34	D33	D32	D31	D30	0000000В	R/W
DDR4	7	6	5	4	3	2	1	0		
Address: 000014 _H	D47	D46	D45	D44	D43	D42	D41	D40	0000000В	R/W
DDR5	15	14	13	12	11	10	9	8		
Address : 000015 _H	D57	D56	D55	D54	D53	D52	D51	D50	0000000В	R/W
DDR6		6	5	4	3	2	1	0		
Address : 000016 _H	D67	D66	D65	D64	D63	D62	D61	D60	0000000В	R/W
DDR7	45	4.4	40	40	44	40				
Address : 000017 _H	15 —	14 D76	13 D75	12 D74	11 D73	10 D72	9 D71	8 D70	- 0000000в	R/W
DDR8			_							
Address : 000018 _H	7	6	5 	4 D84	3 D83	2 D82	1 D81	0 D80	00000в	R/W
DDR9										
Address : 000019 _H	15	14	13	12	11	10	9 D91	8 D90	00в	R/W
, Hayac d							501	D30		
- : Unused										

When each terminal functions as a port, each correspondent pin are controlled by the port direction register to following;

0: Input mode

1 : Output mode This bit becomes "0" after a reset.

Note: When accessing this register by using the instruction of the read modify write system (instructions such as bit set) is mode, the bit targeted by an instruction becomes the defined value. However, the content of the output register set to input with the other changes to input value of the pin at that time. Therefore, be sure to write an expected value into PDR firstly, and then set DDR and finally change to the output when changing the input pin to the output pin is made.

(3) Analog Input Enable register

ADER0 Address : 00001E _H	7 ADE7	6 ADE6	5 ADE5	4 ADE4	3 ADE3	2 ADE2	1 ADE1	0 ADE0	Initial Value	Access R/W
ADER1 Address : 00001F _H	15 —	14	13	12	11 ADE11	10 ADE10	9 ADE9	8 ADE8	1111в	R/W
- : Unused										

Each pin of port 6 is controlled by the analog input enable register as follow.

- 0 : Port input/output mode.
- 1 : Analog input mode. This bit becomes "1" after a reset.

2. UART


UART is a serial I/O port for asynchronous (start-stop synchronization) communication or CLK synchronous communications.


- With full-duplex double buffer
- Clock asynchronous (start-stop synchronization) , CLK synchronous communications (no start-bit/stop-bit) can be used.
- Supports multi-processor mode
- Built-in dedicated baud rate generator

Asynchronous : 120192/60096/30048/15024/781.25 K/390.625 Kbps CLK synchronous : 25 M/12.5 M/6.25 M/3.125 M/1.5627 M/781.25 Kbps

- Variable baud rate can be set by an external clock.
- 7-bits data length (only asynchronous normal mode) /8-bits length
- Master/slave type communication function (at multiprocessor mode): The communication between one (master) to n (slave) can be operating.
- Error detection functions(parity, framing, overrun)
- Transmission signal format is NRZ

(1) Register list






3. I²C Interface


I²C interface is the serial input/output port that support Inter IC BUS and functions as the master/slave device on the I²C bus. MB90800 series have 1 channel of the built-in I²C interface.

It has the features of I²C interface below.

- · Master/slave sending and receiving
- · Arbitration function
- Clock synchronization function
- Slave address and general call address detection function
- · Detecting transmitting direction function
- Repeat generating and detecting function of the start conditions
- · Bus error detection function
- The forwarding rate can be supported to 100 Kbps.

(1) Register list






4. Extended I/O serial interface


The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit \times 2 channels configured clock synchronization scheme. The extended I/O serial interface also has two alternatives in data transfer called LSB first and MSB first.

The serial I/O interface operates in two modes:

- Internal shift clock mode: Transfer data in sync with the internal clock.
- External shift clock mode: Transfers data in sync with the clock input through an external pin (SCK). In this mode, transfer operation performed by the CPU instruction is also available by operating the general-use port sharing an external pin (SCK).

(1) Register list





5. 8/10-bit A/D converter

The feature of 8/10-bit A/D converter is shown as follows.

• conversion time : 3.1 μs minimum per 1 channel

(78 machine cycle/at machine clock 25 MHz/including the sampling time)

• Sampling time: 2.0 µs minimum per 1channel

(50 machine cycle/at machine clock 25 MHz)

• Uses RC-type successive approximation conversion method with a sample & hold circuit

• 8-bit resolution or 10-bit resolution can be select.

• 12 channel program-selectable analog inputs.

Single conversion mode : Convert specified 1 channel

Scan conversion mode : Continuous plural channels (maximum 12 channels can be programmed) are

converted.

Continuous conversion mode: Selected channel converted continuously.

Stop conversion time : Perform conversion for one channel, then pause it to wait for the next activation

trigger (synchronizes the conversion start timing)


• El²OS can be activated by outputting the interrupt request when the A/D conversion completes.

• If the A/D conversion is performed under the condition of the interrupt enable, the converting data will be protected.

• Selectable conversion activation trigger : Software, or reload timer (rising edge)

(1) Register list

	ADCS1, ADCS0 (Control status register)												
ADCS0		7	6	5	4	3	2	1	0	Initial Value			
Address	: 000034н	MD1	MD0	_	_	_	_	_		00 в			
		R/W	R/W	_	_	_	_	_	_	Read/Write			
ADCS1	bit	15	14	13	12	11	10	9	8	Initial Value			
Address	: 000035н	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	0000000в			
	'	R/W	R/W	R/W	R/W	R/W	R/W	W	R/W	Read/Write			
ADCR1, ADO	CR0 (data re	egister)											
ADCR0	bit	7	6	5	4	3	2	1	0	Initial Value			
Address	: 000036н	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB			
		R	R	R	R	R	R	R	R	Read/Write			
ADCR1	bit	15	14	13	12	11	10	9	8	Initial Value			
Address	: 000037н	S10	ST1	ST0	CT1	СТ0	_	D9	D8	00101 - XXв			
	·	W	W	W	W	W	_	R	R	Read/Write			
- : Unused													



6. 16 bits PPG

The PPG timer consists of the following:

- Prescaler
- 16-bit down-counter: 1
- 16-bit data register with a cycle setting buffer
- 16-bit compare register with a duty setting buffer
- Pin control unit

The PPG timer can output pulses synchronized to the software trigger.

The output pulse can be changed to any cycle and duty freely by updating the PCSRL, PCSRH/PDUTL, PDUTH registers.

• PWM function

The PPG timer can output pulses programmably by updating the PCSR and PDVT registers described above in synchronization to the trigger.

Can also be used as a D/A converter by an external circuit.

· Single shot function

By detecting an edge of the trigger input, a single pulse can be output.

• 16-bit down counter

The counter operation clock comes from eight kinds optional. There are eight kinds of internal clocks.

 $(\phi, \phi 2, \phi 4, \phi 8, \phi 16, \phi 32, \phi 64, \phi 128) \phi$: machine clock

The counter can be initialized to "FFFFH" at a reset or counter borrow.

Interrupt request

The PPG timer generates an interrupt request when:

- Timer start-up
- Counter borrow occurrence (cycle match)
- Duty match occurrence

(1) Register list


PCNTH PCNTH0 PCNTH1 Control Status register	PCNTH (PCN									
00007FH	•					,				
RW										
PCNTL (PCNTL0/PCNTL1 Control Status register) 000076H	00007Ен			_	_					
000076H							R/W	R/W	R/W	Read/Write
D0007EH	PCNTL (PCN	TL0/PCI	NTL1 C	ontrol St	tatus re	gister)				
PDCRH (PDCRH0/PDCRH1 PPG Down Counter Register)		7	6	5	4	3	2	1	0	Initial Value
PDCRH (PDCRH0/PDCRH1 PPG Down Counter Register) 000071H 000079H 0015 0014 0013 0012 0011 0010 0015 0014 0013 0012 0011 0010 0010 0010 0011 0011	00007Ен			IREN	IRQF	IRS1	IRS0	POEN	OSEL	000000в
15				R/W	R/W	R/W	R/W	R/W	R/W	Read/Write
DC15	PDCRH (PDC	RH0/PD	DCRH1	PPG Do	wn Cou	ınter Re	gister)			
R	000071н	15	14	13	12	11	10	9	8	Initial Value
PDCRL (PDCRL0/PDCRL1 PPG Down Counter Register) 000070H 000078H	000079н	DC15	DC14	DC13	DC12	DC11	DC10	DC09	DC08	11111111в
000070H		R	R	R	R	R	R	R	R	Read/Write
000078H	PDCRL (PDC	RL0/PD	CRL1 P	PG Dov	vn Cour	nter Reg	jister)			
DC07 DC06 DC05 DC04 DC03 DC02 DC01 DC00 111111111B R	000070н	7	6	5	4	3	2	1	0	Initial Value
PCSRH (PCSRH0/PCSRH1 PPG cycle set register) 000073H 00007BH CS15 CS14 CS13 CS12 CS11 CS10 CS09 CS08 XXXXXXXXB W W W W W W W W W W W W W W W		DC07	DC06	DC05	DC04	DC03	DC02	DC01	DC00	
000073н 00007Вн 15 14 13 12 11 10 9 8 Initial Value XXXXXXXXB Read/Write W W W W W W W W W W Read/Write PCSRL (PCSRL0/PCSRL1 PPG cycle set register) 7 6 5 4 3 2 1 0 Initial Value XXXXXXXXB Read/Write 000072н 00007Aн CS07 CS06 CS05 CS04 CS03 CS02 CS01 CS00 XXXXXXXXB Read/Write PDUTH (PDUTH0/PDUTH1 PPG duty set register) 000075h 00007Dh 15 14 13 12 11 10 9 8 Initial Value XXXXXXXXXB Read/Write PDUTL (PDUTL0/PDUTL1 PPG duty set register) W W W W W W Read/Write PDUTL (PDUTL0/PDUTL1 PPG duty set register) DU07 DU06 DU05 DU04 DU03 DU02 DU01 DU00 XXXXXXXXB XXXXXXXXB Read/Write		R	R	R	R	R	R	R	R	Read/Write
00007BH	PCSRH (PCS	RH0/PC	SRH1 I	PPG cyc	cle set re	egister)				
CS15	000073 _H	15	14	13	12	11	10	9	8	Initial Value
W W W W W W W W W W		CS15	CS14	CS13	CS12	CS11		CS09		
PCSRL (PCSRL0/PCSRL1 PPG cycle set register) 000072H 00007AH CS07 CS06 CS05 CS04 CS03 CS02 CS01 CS00 XXXXXXXXB Read/Write PDUTH (PDUTH0/PDUTH1 PPG duty set register) 000075H 00007DH DU15 DU14 DU13 DU12 DU11 DU10 DU09 DU08 XXXXXXXXB Read/Write PDUTL (PDUTL0/PDUTL1 PPG duty set register) 000074H 00007CH DU07 DU06 DU05 DU04 DU03 DU02 DU01 DU00 Read/Write		W	W	W	W	W	W	W	W	
000072н 00007Ан 7 6 5 4 3 2 1 0 Initial Value XXXXXXXXB Read/Write PDUTH (PDUTH0/PDUTH1 PPG duty set register) W W W W W W Read/Write 000075н 00007Dн 15 14 13 12 11 10 9 8 Initial Value XXXXXXXXXB W XXXXXXXXXB W Read/Write PDUTL (PDUTL0/PDUTL1 PPG duty set register) W W W W W W Initial Value XXXXXXXXXB W XXXXXXXXXB W N W W W W W W Read/Write XXXXXXXXXB W Read/Write XXXXXXXXXXXXB W Read/Write XXXXXXXXXXXXXB W XXXXXXXXXXXB W XXXXXXXXXXXB W XXXXXXXXXXXXB W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	PCSRL (PCSI	RL0/PC	SRL1 P	PG cycl	e set re	gister)				
00007AH CS07 CS06 CS05 CS04 CS03 CS02 CS01 CS00 XXXXXXXXXB W W W W W W W W W Read/Write PDUTH (PDUTH0/PDUTH1 PPG duty set register) 15 14 13 12 11 10 9 8 Initial Value XXXXXXXXB W W W W W W W W W Read/Write PDUTL (PDUTL0/PDUTL1 PPG duty set register) 000074H 7 6 5 4 3 2 1 0 Initial Value XXXXXXXXB W W W W W W W W Read/Write	,			-		,	2	1	0	Initial Value
W W W W W W W W W W		CS07				CS03				
PDUTH (PDUTH0/PDUTH1 PPG duty set register) 000075H		W	W	W	W	W	W	W	W	
000075H 00007DH	PDUTH (PDU	TH0/PD		PPG dut	v set red	aister)				
00007DH DU15 DU14 DU13 DU12 DU11 DU10 DU09 DU08 XXXXXXXXXB W W W W W W W W Read/Write PDUTL (PDUTL0/PDUTL1 PPG duty set register) 000074H 7 6 5 4 3 2 1 0 Initial Value XXXXXXXXB 00007CH DU07 DU06 DU05 DU04 DU03 DU02 DU01 DU00 XXXXXXXXXB W W W W W W W Read/Write						-	10	9	8	Initial Value
W W W W W W W Read/Write										
PDUTL (PDUTL0/PDUTL1 PPG duty set register) 000074H										
000074H 7 6 5 4 3 2 1 0 Initial Value 00007CH	PDLITI (PDLI:						V V	v V	v v	Noda, vviito
00007CH	•			-	_	,	2	1	Ω	latical Malor
W W W W W Read/Write										
	00007 011									
- · Unused	- : Unused	vv	VV	VV	VV	VV	VV	VV	VV	Read/Wille


(2) Block Diagram • 16-bit PPG ch.0/ch.1 block diagram Prescaler 1/1 PDUT PCSR 1/2 1/4 1/8 1/16 Load CK 1/32 CMP **PCNT** 1/64 16-bit down counter 1/128 Start Borrow PPG mask Machine clock φ S PPG output R Reverse bit Enable Interrupt ► Interrupt select Soft trigger


7. Delay interrupt generator module

The delayed interrupt generation module outputs an interrupt request for task switching. The hardware interrupt request can be generated by software.

(1) Register list









8. DTP/External interrupt

DTP (Data Transfer Peripheral)/External interrupt circuit detects the interrupt request input from the external interrupt input terminal, and outputs the interrupt request.

(1) Register list




(2) Block diagram



9. 16-bit input/output timer

The 16-bit I/O timer consists of one 16-bit free-run timer, two output compare and two input capture. This function enables six independent waveforms to be output based on the 16-bit free-run timer, and input pulse widths and external clock frequencies to be measured.

16-bit free-run timer			
			2
00003BH/00003AH		CPCLR	Compare clear register
00003Dh/00003Ch		TCDT	Timer counter data register
00003Fн/00003Eн	TCCSH	TCCSL	Timer counter control/status register
16-bit Output Compare			
00004AH/00004BH/ 00004CH/00004DH	OCO	CP0, OCCP1	Compare register
00004FH/00004EH	OCSH	OCSL	Control status register
16-bit Input Capture			
000044H/000045H/ 000046H/000047H		PCP0, IPCP1	Input capture data register
000048н		ICS01	Control status register




(1) 16-bit free-run timer


The 16-bit free-run timer consists of a 16-bit up-down counter and control status register.

Counter value of 16-bit free-run timer is available as base timer for input capture and output compare.

- Clock for the counter operation can be selected from eight types.
- The counter overflow interruption can be generated.
- Setting the mode enables initialization of the counter through compare-match operation with the value of the compare clear register in the output compare and that of the free-run timer counter.

• Register list






(2) Output compare

The output compare consists of 16-bit compare registers, compare output pin part and a control register. It can reverse the output level for the pin and at the same time, generate an interrupt when the 16-bit free-run timer value matches a value set in one of the 16-bit compare registers of this module.

- It has a total of six compare registers that can operate independently. In addition, the output can be set to be controlled by using two compare registers.
- An interrupt can be set by a comparing match.

• Register list Compare register (OCCP0, OCCP1) Initial Value 15 14 13 12 11 10 9 8 00004Вн 00000000B OP15 OP14 OP13 OP12 OP11 OP10 **OP09** OP08 00004Dн R/W R/W R/W R/W R/W R/W R/W R/W Read/Write Initial Value 6 5 3 2 0 7 4 1 00004Ан 0000000B **OP07** OP06 OP05 OP04 OP03 OP02 OP01 C00 00004Сн Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Control register (OCSH) Initial Value 15 12 10 9 8 14 13 11 ---00000в 00004Fн CMOD OTE1 OTE0 OTD1 OTD0 Read/Write R/W R/W R/W R/W R/W Control register (OCSL) Initial Value 7 5 0 6 4 3 2 1 0000--00в 00004Ен IOP1 IOP0 IOE1 IOE0 CST1 CST0 Read/Write R/W R/W R/W R/W R/W R/W - : Unused




(3) Input capture


The input capture consists of input capture and control registers. Each input capture has its corresponding external input pin.

This module has a function that detects a rising edge, falling edge or both edges and holds a value of the 16-bit free-run timer in a register at the time of detection. It can also generate an interrupt when detecting an edge.

- The detection edge of an external input can be selected from among three types. Rising edge/falling edge/both edges.
- It can generate an interrupt when it detects the valid edge of the external input.


Register list






10. 16-bit reload timer

The 16-bit reload timer provides two functions either one which can be selected, the internal clock mode that performs the count down by synchronizing with 3-type internal clocks and the event count mode that performs the count down by detecting the arbitration. This timer defines an underflow as a transition of the count value from 0000H to FFFFH. Therefore, when the equation (counted value = reload register setting value+1) holds, an underflow occurs. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.







11. Watch timer

The watch timer is a 15-bit timer using the subclock. It can generate the interrupt request for each interval time. The watch timer can also be used as the clock source of the watchdog timer by setting so.

(1) Register list




(2) Block diagram




12. Watchdog timer

The watchdog timer is a timer counter provided for preventing program malfunction. The watchdog timer is a 2-bit counter operating with an output of the timebase timer or watch timer as count clock and resets the CPU when the counter is not cleared within the interval time.

(1) Register list




(2) Block diagram




13. Time-base timer

The time-base timer has a function that enables a selection of four interval times using 18-bit free-run counter (time-base counter) with synchronizing to the internal count clock (two division of original oscillation). Furthermore, the function of timer output of oscillation stabilization wait or function supplying operation clocks for watchdog timer are provided.

(1) Register list










14. Clock generator

The clock generator controls operation of the internal clock which is the operation clock for the CPU and peripheral devices. This internal clock is used as machine clock and its one cycle as machine cycle. In addition, the clock generated by original oscillation is used as oscillation clock and that by internal PLL oscillation as PLL clock.

(1) Register list









15. Low power consumption mode


The low-power consumption mode has the following CPU operation modes by selecting the operation clock and operating the control of the clock.

- Clock mode
 - (PLL clock mode, main clock mode and sub clock mode)
- CPU intermittent operation mode
 (PLL clock intermittent operation mode, main clock intermittent operation mode and subclock intermittent operation mode)
- Standby mode
 (Sleep mode, time base timer mode, stop mode and watch mode)

(1) Register list







16. Timer clock output


The timer clock output circuit divides the oscillation clock by the time-base timer and generates and outputs the set division clock. Selectable from 32/64/128/256 division of the oscillation clock.

The timer clock output circuit is inactive in reset or stop mode. It is active in normal run, sleep, or pseudo-timer mode.


	PLL_Run	Main_Run	Sleep	Pseudo clock	STOP	Reset
Operation status	0	0	0	0	×	×

Note: When the time-base timer is cleared while using the timer clock output circuit, the clock is not correctly output. For detail of the time-base timer's clear condition, see the section of time-base timer in the MB90800 Hardware Manual.

(1) Register list




(2) Block diagram




17. ROM mirroring function selection module

ROM mirrorring function selection module provides the setting so that ROM data located in FF bank can be read by access to 00 bank.

(1) Register list



(2) Block diagram




Note: Do not access to ROM mirroring function selection register in the middle of the operation of the address 008000H to 00FFFFH.


18. Interrupt controller


Interrupt control register is in the interrupt controller. The register corresponds to all I/O of interrupt function. The register has following functions;

• Setting of Interrupt level at correspondent peripheral circuit.









19. LCD controller/driver


The LCD controller/driver contains 24×8 -bit display data memory and controls the LCD display with four common output lines and 48 segment output lines. Three duty outputs can be selected to directly drive the LCD panel (liquid crystal display).


- Contains an LCD driving voltage split resistor. Moreover, the external division resistance can be connected.
- A maximum of four common output lines (COM0 to COM3) and 48 segment output lines (SEG0 to SEG47) are available.
- Contains 24-byte display data memory (display RAM).
- For the duty, 1/2, 1/3, or 1/4 can be selected (restricted by bias setting).
- The LCD can directly be driven.

Bias	1/2 duty	1/3 duty	1/4 duty
1/2 bias	0	×	×
1/3 bias	×	0	0

○ : Recommended mode

× : Disable





■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks
rarameter	Syllibol	Min	Max	Ullit	Remarks
Dower aupply voltage*1	Vcc	Vss - 0.3	Vss + 4.0	V	
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*2
		Vss - 0.3	Vss + 4.0	V	*3
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	N-ch open-drain (5 V withstand voltagel/O) *4
Output voltage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3
"L" level maximum output current	lol11	—	10	mA	Other than P74, P75, P40 to P47*5
L level maximum output current	lol12	_	30	mA	P74, P75, P40 to P47 (Heavy-current output port) *5
"L" level average output current	lolav1	_	3	mA	Other than P74, P75, P40 to P47*6
L level average output current	lolav2	_	15	mA	P74, P75, P40 to P47 (Heavy-current output port) *6
"L" level maximum total output current	ΣΙοι	_	120	mA	
"L" level average total output current	Σ lolav	_	60	mA	*7
"H" level maximum output current	І он11	_	- 10	mA	Other than P74, P75, P40 to P47*5
Tr levermaximum output current	І он12	_	- 12	mA	P40 to P47 (Heavy-current output port) *5
"H" level average output current	Іонач	_	- 3	mA	*6
"H" level maximum total output current	ΣІон	—	- 120	mA	
"H" level average total output current	Σ lohav	_	- 60	mA	*7
Power consumption	Pd	_	351	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Тѕтс	– 55	+ 150	°C	

^{*1 :} The parameter is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} AVcc should not be exceeding Vcc at power-on etc.

^{*3:} V_I, V_O, should not exceed Vcc + 0.3 V.

^{*4 :} Applicable to pins : P74, P75

^{*5 :} A peak value of an applicable one pin is specified as a maximum output current.

^{*6 :} An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)

^{*7 :} An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Val	lue	Unit	Remarks
raiametei	Syllibol	Min	Max	Oilit	Kemarks
Power supply voltage	Vcc	2.7	3.6	V	At normal operating
Fower supply voltage	VCC	1.8	3.6	V	Stop operation state maintenance
	Vıн	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
"H" level input voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin (Resisting pressure of 5 V is Vcc = 5.0 V)
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	Vıl	Vss - 0.3	0.3 Vcc	V	CMOS input pin
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
Operating temperature	TA	- 40	+ 85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)

Danamatan.	Sym-	Dia	Can ditions	·	Value	11:0:4	D			
Parameter	bol	Pin name	Conditions	Min Typ		Max Unit		Remarks		
"H" level output voltage	Vон	Output pins other than P40 to P47, P74, P75	Iон = - 4.0 mA	Vcc - 0.5		Vcc	V			
	V _{OH1}	P40 to P47	$I_{OH} = -8.0 \text{ mA}$	Vcc - 0.5		Vcc	V	Heavy-current output port		
"L" level output	Vol	Output pins other than P40 to P47, P74, P75	loL = 4.0 mA	Vss		Vss + 0.4	V			
voltage	V _{OL1}	P40 to P47	IoL = 15.0 mA	Vss		Vss + 0.6	V	Heavy-current output port		
	V _{OL2}	P74, P75	loL = 15.0 mA	_	0.5	Vss + 0.8	V	Open-drain pin		
Open-drain output application voltage	V _{D1}	P74, P75	_	Vss - 0.3		Vss + 5.5	V			
Input leak current	lι∟	All output pin	Vcc = 3.3 V, Vss < Vı < Vcc	- 10	_	+ 10	μА			
Pull-up resistor	Rup	RST	Vcc = 3.3 V, T _A = + 25 °C	25	50	100	kΩ			
Pull-down resistor	RDOWN	MD2	Vcc = 3.3 V, T _A = + 25 °C	25	50	100	kΩ	Except FLASH memory products		
Open drain output current	leak	P74, P75	_		0.1	10	μА			
			Vcc = 3.3 V, Internal fre- quency 25 MHz At normal oper- ating	_	48	60	mA			
Power supply current	lcc	lcc	Icc	Vcc	Vcc = 3.3 V, Internal fre- quency 25 MHz At Flash writing	_	60	75	mA	FLASH memory products
			Vcc = 3.3 V, Internal fre- quency 25 MHz At Flash erasing	_	60	75	mA	FLASH memory products		
	Iccs		Vcc = 3.3 V, Internal fre- quency 25 MHz at sleep mode	_	22.5	30	mA			

(Continued)

(Continued)

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, TA = -40 °C to + 85 °C)

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
Parameter	bol	Pili liaille	Conditions	Min	Тур	Max	Oilit	
	Ісстѕ		Vcc = 3.3 V, Internal frequency 3 MHz at timer mode		0.75	7	mA	
			Vcc = 3.3 V, Internal frequency 8 kHz	_	15	140	μА	MASK ROM products
Power	Iccl		at subclock operation, (T _A = + 25 °C)		0.5	0.9	mA	FLASH memory products
supply current	Iccls	Vcc	$V_{\text{CC}} = 3.3 \text{ V},$ Internal frequency 8 kHz at subclock sleep operation, $(T_{\text{A}} = +25 ^{\circ}\text{C})$	_	23	40	μА	
	Ісст		$V_{CC} = 3.3 \text{ V},$ Internal frequency 8 kHz at watch mode $(T_A = +25 \text{ °C})$		1.8	40	μА	
	Іссн		At Stop mode, $(T_A = + 25 ^{\circ}C)$	_	0.8	40	μΑ	
		Vcc – V3	At LCR = 0 setting	100	200	400		
		Vcc – V3	At LCR = 1 setting	12.5	25	50		
LCD division resistance	RLCD	V0 – V1, V1 – V2, V2 – V3	At LCR = 0 setting	50	100	200	kΩ	*
		V0 – V1, V1 – V2, V2 – V3	At LCR = 1 setting	6.25	12.5	25		
COM0 to COM3 output impedance	Rvcoм	COM0 to COM3	V1 to V3 = 3.3 V		_	2.5	kΩ	
SEG00 to SEG47 output impedance	Rvseg	SEG00 to SEG47	V 1 10 V 3 — 3.5 V	_		15	kΩ	
LCD leak current	ILEDE	V0 to V3, COM0 to COM3, SEG00 to SEG47		- 5	_	+ 5	μΑ	


^{*:} LCD internal divided resistor can be select two type resistor by internal divided resistor selecting bit (LCR) of LCDC range register (LCRR) .


4. AC Characteristics


(1) Clock timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)


Parameter	Sym	Pin name	Condi-		Value		Unit	Remarks
T di diffictor	bol	i iii iiaiiic	tions	Min	Тур	Max	Oilit	Kemarks
	fсн			3		16		External crystal oscillation
				3		16		× 1/2 (at PLL stop) At oscillation circuit
		X0, X1		4		16		Multiply by 1 At oscillation circuit
		λ0, λ1		4		12.5		Multiply by 2 At oscillation circuit
				4		8.33		Multiply by 3 At oscillation circuit
Clock frequency	fсн			4	_	6.25	MHz	Multiply by 4 At oscillation circuit
	TON			3		25		× 1/2 (at PLL stop) At external clock
				4		25		Multiply by 1 At external clock
		X0		4		12.5		Multiply by 2 At external clock
			_	4		8.33		Multiply by 3 At external clock
				4		6.25		Multiply by 4 At external clock
	fcL	X0A, X1A	X0A, X1A		32.768		kHz	
Clock cycle time	t HCYL	X0, X1		40	_	333	ns	
Clock cycle time	t LCYL	X0A, X1A			30.5	_	μs	
Input clock pulse width	Pwh PwL	X0		5			ns	Set duty ratio 50% ± 3%
input clock pulse width	Pwlh Pwll	X0A			15.2		μs	Set duty ratio at 30% to 70% as a guideline.
Input clock rise time and fall time	tcr tcf	X0				5	ns	At external clock
Internal operating clock frequency	fср	_		1.5		25	MHz	When main clock is used
litequency	f _{CP1}	_		_	8.192		kHz	When sub clock is used
Internal operating clock	t CP	_		40		666	ns	When main clock is used
cycle time	t _{CP1}				122.1	_	μs	When sub clock is used












(2) Reset input timing

(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, TA = $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Sym-	Pin name	Condi-	Value		Unit	Remarks
rarameter	bol	Fili lialile	tions	Min	Max	Oilit	itelliai ks
Reset input time	trstl RST —			500	_	ns	At normal operating, at time base timer mode, at main sleep mode, at PLL sleep mode
reset input time	t RSTL	NOI	_	Oscillation time of oscillator*+ 500 ns	_	μs	At stop mode, at sub clock mode, at sub sleep mode, at watch mode

^{*:} Oscillation time of oscillator is time until oscillation reaches 90% of amplitude. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.




(3) Power-on reset

(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, TA = $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Condi-	Val	lue	Unit	Remarks
raiametei	Syllibol	Finitianie	tions	Min	Max	Oilit	iveillai ks
Power supply rising time	t R	Vcc		_	30	ms	At normal operating
Power supply shutdown time	toff	Vcc		1		ms	Wait time until power on

Notes: • Vcc should be set under 0.2 V before power-on rising up.

- These value are for power-on reset.
- In the device, there are internal registers which is initialized only by a power-on reset. If these initialization is executing, power-on procedure must be obeyed by these value.



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, raise the power smoothly by suppressing variation of voltages as shown below.




(4) Serial I/O

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, TA = - 40 °C to + 85 °C)

		m Pin name Conditions		Value		Unit	Remarks
Farameter	bol	riii iiaiii e	Conditions	Min	Max	Oilit	Remarks
Serial clock cycle time	tscyc	SC0 to SC3		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLOV	SC0 to SC3, SO0 to SO3	Internal shift clock mode output pin :	-80	80	ns	
Valid SIN → SCK ↑	tıvsh	SC0 to SC3,	C _L = 80 pF + 1TTL	100	_	ns	
SCK ↑ → Valid SIN hold time	tsніх	SI0 to SI3		60		ns	
Serial clock H pulse width	tshsl	SC0 to SC3		4 tcp	_	ns	
Serial clock L pulse width	t slsh	300 10 303		4 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLov	SC0 to SC3, SO0 to SO3	External shift clock mode output pin :	_	150	ns	
Valid SIN → SCK ↑	tıvsh	SC0 to SC3,	C _L = 80 pF + 1TTL	60	_	ns	
SCK ↑ → valid SIN hold time	t sнıx	SI0 to SI3		60		ns	

Notes: • The above rating is in CLK synchronous mode.

- C ∟ is a load capacitance value on pins for testing.
- tcp is machine cycle frequency (ns) . Refer to "(1) Clock timing".




(5) Timer input timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, T_A = - 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Syllibol	Filitialile	Conditions	Min	Max	Oilit	Neillai k5	
Input pulse width	t тıwн t тıwL	TIN0 to TIN2, IC0, IC1	_	4 tcp	_	ns		


Note: tcp is machine cycle frequency (ns). Refer to "(1) Clock timing".



(6) Timer output timing

 $(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Sym-	Pin name	Condi-	Va	lue	Unit	Remarks
i arameter	bol	i ili ilalile	tions	Min	Max	Oille	iverilai kā
CLK ↑ → Touт change time	t TO	TOT0 to TOT2, PPG0, PPG1, OCU0, OCU1	_	30	_	ns	




(7) Trigger input timing

 $(Vcc = AVcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to} + 85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condi-	Val	lue	Unit	Remarks	
Farameter	Symbol	Finitianie	tions	Min	Max	Offic	iveillai ks	
Input pulse width	t trgh	INT0 to INT3	INTO to INT2			ns	At normal operating	
input puise width	t trgl	trrgL	11110 10 11113		1		μs	In Stop mode

Note: tcp is machine cycle frequency (ns). Refer to "(1) Clock timing".



(8) I2C timing

(AVcc = Vcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, TA = - 40 °C to + 85 °C)


Parameter	Symbol	Conditions	Stand	Unit	
			Min	Max	
SCL clock frequency	fscL		0	100	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t HDSTA	When power supply voltage of external	4.0		μs
"L" width of the SCL clock	tLOW	pull-up resistor is 5.0 V	4.7	_	μs
"H" width of the SCL clock	t HIGH	$R = 1.0 \text{ k}\Omega$, $C = 50 \text{ pF}^{*2}$ When power supply voltage of external	4.0		μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	pull-up resistor is 3.6 V R = 1.0 kΩ, C = 50 pF* ²	4.7	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t hddat		0	3.45 *3	μs
Data set-up time		When power supply voltage of external pull-up resistor is 5.0 V fcP $^{*1} \le 20$ MHz, R = 1.0 k Ω , C = 50 pF *2 When power supply voltage of external pull-up resistor is 3.6 V fcP $^{*1} \le 20$ MHz, R = 1.0 k Ω , C = 50 pF *2	250 *4	_	ns
SDA ↓↑→ SCL↑	tsudat	When power supply voltage of external pull-up resistor is 5.0 V fcP*1 > 20 MHz, R = 1.0 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistor is 3.6 V fcP*1 > 20 MHz, R = 1.0 k Ω , C = 50 pF*2	200	_	ns
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	t susto	When power supply voltage of external pull-up resistor is 5.0 V		_	μs
Bus free time between a STOP and START condition	t BUS	$R = 1.0 \text{ k}\Omega, C = 50 \text{ pF}^{*2}$ When power supply voltage of external pull-up resistor is 3.6 V $R = 1.0 \text{ k}\Omega, C = 50 \text{ pF}^{*2}$	4.7		μs

^{*1:} fcp is internal operation clock frequency. Refer to "(1) Clock timing".

^{*2:} R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.


^{*3:} The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

^{*4:} Refer to "• Note of SDA and SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



5. Electrical Characteristics for the A/D Converter

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, T_A = - 40°C to + 85 °C)


	Sym-			Value		_		
Parameter	bol	Pin name	Pin name Min Typ Max		Max	Unit	Remarks	
Resolution	_	_	_	_	10	bit		
Total error	_	_	_	_	± 3.0	LSB		
Nonlinear error					± 2.5	LSB		
Differential linear error	_		_	_	± 1.9	LSB		
Zero transition voltage	Vот	AN0 to AN11	AVss – 1.5 LSB	AVss+0.5 LSB	AVss + 2.5 LSB	mV	1 LSB = AVcc/1024	
Full-scale transition voltage	VFST	AN0 to AN11	AVcc-3.5 LSB	AVcc – 1.5 LSB	AVcc+0.5 LSB	mV		
Conversion time	_	_	8.64*1	_	_	μs		
Sampling time	_	_	2	_	_	μs		
Analog port input current	Iain	AN0 to AN11	_		10	μΑ		
Analog input voltage	Vain	AN0 to AN11	0		AVcc	V		
Reference voltage	_	AVcc	3.0	_	AVcc	V		
Power supply current	lΑ	AVcc	_	1.4	3.5	mΑ		
Power supply current	Іан	AVcc	_	_	5*2	μΑ		
Reference voltage	IR	AVcc	_	94	150	μΑ		
supplying current	IRH	AVcc			5*2	μΑ		
Interchannel disparity		AN0 to AN11	_	_	4	LSB		


^{*1 :} At operating, main clock 25 MHz.

^{*2 :} If A/D converter is not operating, a current when CPU is stopped is applicable (at Vcc - CPU = AVcc = 3.3 V)

About the external impedance of analog input and its sampling time>

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relation-ship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. And, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.





About errors
 As | AVRH – AVss | becomes smaller, values of relative errors grow larger.

6. Definition of A/D Converter Terms

Resolution

Analog variation that is recognized by an A/D converter.

The 10-bit can resolve analog voltage into $2^{10} = 1024$.

Total error


This shows the difference between the actual voltage and the ideal value and means a total of error because of offset error, gain error, non-linearity error and noise.

Linearity error

Deviation between a line across zero-transition line (00 0000 0000 \leftrightarrow 00 0000 0001) and full-scale transition line (11 1111 1110 \leftrightarrow 11 1111 1111) and actual conversion characteristics.

Differential linear error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.



Total error of digital output N =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

1LSB(Ideal value) =
$$\frac{AV_{CC} - AV_{SS}}{1024}$$
 [V]

N : A/D converter digital output value


Vor(Ideal value) = AVss + 0.5 LSB [V]

V_{FST}(Ideal value) = AVcc - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transitions from (N-1) to N.

(Continued)





N : A/D converter digital output value

Voт: Voltage at which digital output transits from 000н to 001н.

V_{FST}: Voltage at which digital output transits from 3FE_H to 3FF_H.

7. FLASH MEMORY


Parameter	Conditions		Value		Unit	Remarks
Farameter	Conditions	Min	Тур	Max	Ollic	Kemarks
Sector erase time		_	1	15	s	Excludes 00 _H programming prior to erasure.
Chip erase time	T _A = + 25 °C Vcc = 3.0 V	_	9	_	S	Excludes 00 _H programming prior to erasure.
Word (16-bit width) programming time		_	16	3600	μs	Except for the over head time of the system.
Program/erase cycle	_	10000	_	_	cycle	
Flash memory data retention time	Average T _A = + 85 °C	20	_	_	year	*

 $^{^{\}star}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F804-101PF-G MB90F804-201PF-G		
MB90803PF-G MB90803SPF-G MB90802PF-G MB90802SPF-G	100-pin plastic QFP (FPT-100P-M06)	

■ PACKAGE DIMENSION



The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.