

CYWUSB6935

WirelessUSB[™] LR 2.4 GHz DSSS Radio SoC

Features

- 2.4-GHz radio transceiver
- Operates in the unlicensed Industrial, Scientific, and Medical (ISM) band (2.4 GHz–2.483 GHz)
- –95-dBm receive sensitivity
- Up to 0dBm output power
- Range of up to 50 meters or more
- Data throughput of up to 62.5 kbits/sec
- Highly integrated low cost, minimal number of external components required
- Dual DSSS reconfigurable baseband correlators
- SPI microcontroller interface (up to 2 MHz data rate)
- 13-MHz input clock operation
- Low standby current < 1 µA
- Integrated 30-bit Manufacturing ID
- Operating voltage from 2.7V to 3.6V
- Operating temperature from -40° to 85°C
- Offered in a small footprint 48 QFN

Functional Description

The CYWUSB6935 transceiver is a single-chip 2.4 GHz Direct Sequence Spread Spectrum (DSSS) Gaussian Frequency Shift Keying (GFSK) baseband modem radio that connects directly to a microcontroller via a simple serial peripheral interface.

The CYWUSB6935 is offered in an industrial temperature range 48-pin QFN and a commercial temperature range 48-pin QFN.

Applications

- Building/Home Automation
- Climate Control
- Lighting Control
- Smart Appliances
- On-Site Paging Systems
- Alarm and Security
- Industrial Control
 - Inventory Management
 - Factory Automation
 - Data Acquisition
- Automatic Meter Reading (AMR)
- Transportation
- Diagnostics
- Remote Keyless Entry
- Consumer / PC
 - Locator Alarms
 - Presenter Tools
 - Remote Controls
 - Toys



Cypress Semiconductor Corporation Document #: 38-16008 Rev. *E 198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised October 1, 2009



Applications Support

The CYWUSB6935 is supported by both the CY3632 WirelessUSB Development Kit and the CY3635 WirelessUSB N:1 Development Kit. The CY3635 development kit provides all of the materials and documents needed to cut the cord on multipoint to point and point-to-point low bandwidth, high node density applications including four small form-factor sensor boards and a hub board that connects to WirelessUSB LR RF module boards, a software application that graphically demonstrates the multipoint to point protocol, comprehensive WirelessUSB protocol code examples and all of the associated schematics, gerber files and bill of materials. The WirelessUSB N:1 Development Kit is also supported by the WirelessUSB Listener Tool.

Functional Overview

The CYWUSB6935 provides a complete SPI-to-antenna radio modem. The CYWUSB6935 is designed to implement wireless devices operating in the worldwide 2.4-GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400 GHz–2.4835 GHz). It is intended for systems compliant with world-wide regulations covered by ETSI EN 301 489-1 V1.4.1, ETSI EN 300 328-1 V1.3.1 (European Countries); FCC CFR 47 Part 15 (USA and Industry Canada) and ARIB STD-T66 (Japan).

The CYWUSB6935 contains a 2.4-GHz radio transceiver, a GFSK modem, and a dual DSSS reconfigurable baseband. The radio and baseband are both code- and frequency-agile. Forty-nine spreading codes selected for optimal performance (Gold codes) are supported across 78 1-MHz channels yielding a theoretical spectral capacity of 3822 channels. The CYWUSB6935 supports a range of up to 50 meters or more.

2.4 GHz Radio

The receiver and transmitter are a single-conversion, low-Intermediate Frequency (low-IF) architecture with fully integrated IF channel matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides an output power control range of 30 dB in seven steps. **Table 1. Internal PA Output Power Step Table**

PA Setting	Typical Output Power (dBm)
7	0
6	-2.4
5	-5.6
4	-9.7
3	-16.4
2	-20.8
1	-24.8
0	-29.0

Both the receiver and transmitter integrated Voltage Controlled Oscillator (VCO) and synthesizer have the agility to cover the complete 2.4-GHz GFSK radio transmitter ISM band. The synthesizer provides the frequency-hopping local oscillator for the transmitter and receiver. The VCO loop filter is also integrated on-chip.

GFSK Modem

The transmitter uses a DSP-based vector modulator to convert the 1-MHz chips to an accurate GFSK carrier.

The receiver uses a fully integrated Frequency Modulator (FM) detector with automatic data slicer to demodulate the GFSK signal.

Dual DSSS Baseband

Data is converted to DSSS chips by a digital spreader. De-spreading is performed by an oversampled correlator. The DSSS baseband cancels spurious noise and assembles properly correlated data bytes.

The DSSS baseband has three operating modes: 64-chips/bit Single Channel, 32-chips/bit Single Channel, and 32-chips/bit Single Channel Dual Data Rate (DDR).

64 Chips/Bit Single Channel

The baseband supports a single data stream operating at 15.625 kbits/sec. The advantage of selecting this mode is its ability to tolerate a noisy environment. This is because the 15.625 kbits/sec data stream utilizes the longest PN Code resulting in the highest probability for recovering packets over the air. This mode can also be selected for systems requiring data transmissions over longer ranges.

32 Chips/Bit Single Channel

The baseband supports a single data stream operating at 31.25 kbits/sec.

32 Chips/Bit Single Channel Dual Data Rate (DDR)

The baseband spreads bits in pairs and supports a single data stream operating at 62.5 kbits/sec.

Serializer/Deserializer (SERDES)

CYWUSB6935 provides a data Serializer/Deserializer (SERDES), which provides byte-level framing of transmit and receive data. Bytes for transmission are loaded into the SERDES and receive bytes are read from the SERDES via the SPI interface. The SERDES provides double buffering of transmit and receive data. While one byte is being transmitted by the radio the next byte can be written to the SERDES data register insuring there are no breaks in transmitted data.

After a receive byte has been received it is loaded into the SERDES data register and can be read at any time until the next byte is received, at which time the old contents of the SERDES data register will be overwritten.

Application Interfaces

CYWUSB6935 has a fully synchronous SPI slave interface for connectivity to the application MCU. Configuration and byte-oriented data transfer can be performed over this interface. An interrupt is provided to trigger real time events.

An optional SERDES Bypass mode (DIO) is provided for applications that require a synchronous serial bit-oriented data path. This interface is for data only.

Clocking and Power Management

A 13-MHz crystal is directly connected to X13IN and X13 without the need for external capacitors. The CYWUSB6935 has a



programmable trim capability for adjusting the on-chip load capacitance supplied to the crystal. The Radio Frequency (RF) circuitry has on-chip decoupling capacitors. The CYWUSB6935 is powered from a 2.7V to 3.6V DC supply. The <u>CY</u>WUSB6935 can be shutdown to a fully static state using the PD pin.

Below are the requirements for the crystal to be directly connected to X13IN and X13:

- Nominal Frequency: 13 MHz
- Operating Mode: Fundamental Mode
- Resonance Mode: Parallel Resonant
- Frequency Stability: ±30 ppm
- Series Resistance: <100 ohms
- Load Capacitance: 10 pF
- Drive Level: 10 µW–100 µW

Receive Signal Strength Indicator (RSSI)

The RSSI register (Reg 0x22) returns the relative signal strength of the ON-channel signal power and can be used to:

- 1. Determine the connection quality
- 2. Determine the value of the noise floor
- 3. Check for a quiet channel before transmitting.

The internal RSSI voltage is sampled through a 5-bit analog-to-digital converter (ADC). A state machine controls the conversion process. Under normal conditions, the RSSI state machine initiates a conversion when an ON-channel carrier is detected and remains above the noise floor for over 50 μ s. The conversion produces a 5-bit value in the RSSI register (Reg 0x22, bits 4:0) along with a valid bit, RSSI register (Reg 0x22, bit 5). The state machine then remains in HALT mode and does not reset for a new conversion until the receive mode is toggled off and on. Once a connection has been established, the RSSI register can be read to determine the relative connection quality of the channel. A RSSI register value lower than 10 indicates that the received signal strength is low, a value greater than 28 indicates a strong signal level.

To check for a quiet channel before transmitting, first set up receive mode properly and read the RSSI register (Reg 0x22). If the valid bit is zero, then force the Carrier Detect register (Reg 0x2F, bit 7=1) to initiate an ADC conversion. Then, wait greater than 50 μ s and read the RSSI register again. Next, clear the Carrier Detect Register (Reg 0x2F, bit 7=0) and turn the receiver OFF. Measuring the noise floor of a quiet channel is inherently a 'noisy' process so, for best results, this procedure should be

repeated several times (~20) to compute an average noise floor level. A RSSI register value of 0-10 indicates a channel that is relatively quiet. A RSSI register value greater than 10 indicates the channel is probably being used. A RSSI register value greater than 28 indicates the presence of a strong signal.

Application Interfaces

SPI Interface

The CYWUSB6935 has a four-wire SPI communication interface between an application MCU and one or more slave devices. The SPI interface supports single-byte and multi-byte serial transfers. The four-wire SPI communications interface consists of Master Out-Slave In (MOSI), Master In-Slave Out (MISO), Serial Clock (SCK), and Slave Select (SS).

The SPI receives SCK from an application MCU on the SCK pin. Data from the application MCU is shifted in on the MOSI pin. Data to the application MCU is shifted out on the MISO pin. The active-low Slave Select (SS) pin must be asserted to initiate a SPI transfer.

The application MCU can initiate a SPI data transfer via a multi-byte transaction. The first byte is the Command/Address byte, and the following bytes are the data bytes as shown in Figure 2 through Figure 3. The SS signal should not be deasserted between bytes. The SPI communications interface is as follows:

- Command Direction (bit 7) = "0" Enables SPI read transaction. A "1" enables SPI write transactions.
- Command Increment (bit 6) = "1" Enables SPI auto address increment. When set, the address field automatically increments at the end of each data byte in a burst access, otherwise the same address is accessed.
- Six bits of address.
- Eight bits of data.

The SPI communications interface has a burst mechanism, where the command byte can be followed by as many data bytes as desired. A <u>burst</u> transaction is terminated by deasserting the slave select (SS = 1). For burst read transactions, the application MCU must abide by the timing shown in Figure 11.

The SPI communications interface single read and burst read sequences are shown in Figure 1 and Figure 2, respectively.

The SPI communications interface single write and burst write sequences are shown in Figure 3 and Figure 4, respectively.



Table 2. SPI Transaction Format





DIO Interface

The DIO communications interface is an optional SERDES bypass data-only transfer interface. In receive mode, DIO and DIOVAL are valid after the falling edge of IRQ, which clocks the data as shown in Figure 5. In transmit mode, DIO and DIOVAL are sampled on the falling edge of the IRQ, which clocks the data as shown in Figure 6. The application MCU samples the DIO and DIOVAL on the rising edge of IRQ.

Interrupts

The CYWUSB6935 features three sets of interrupts: transmit, received, and a wake interrupt. These interrupts all share a single pin (IRQ), but can be independently enabled/disabled. In transmit mode, all receive interrupts are automatically disabled, and in receive mode all transmit interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.

Interrupts are enabled and the status read through 6 registers: Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status (Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake Status (Reg 0x1D).

If more than 1 interrupt is enabled at any time, it is necessary to read the relevant interrupt status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate interrupt status register. It is therefore possible to use the devices without making use of the IRQ pin at all. Firmware can poll the interrupt status register(s) to wait for an event, rather than using the IRQ pin.

The polarity of all interrupts can be set by writing to the Configuration register (Reg 0x05), and it is possible to configure the IRQ pin to be open drain (if active low) or open source (if active high).

Wake Interrupt

When the \overrightarrow{PD} pin is low, the oscillator is stopped. After \overrightarrow{PD} is deasserted, the oscillator takes time to start, and until it has done so, it is not safe to use the SPI interface. The wake interrupt indicates that the oscillator has started, and that the device is ready to receive SPI transfers.

The wake interrupt is enabled by setting bit 0 of the Wake Enable register (Reg 0x1C, bit 0=1). Whether or not a wake interrupt is pending is indicated by the state of bit 0 of the Wake Status register (Reg 0x1D, bit 0). Reading the Wake Status register (Reg 0x1D) clears the interrupt.

Transmit Interrupts

Four interrupts are provided to flag the occurrence of transmit events. The interrupts are enabled by writing to the Transmit Interrupt Enable register (Reg 0x0D), and their status may be determined by reading the Transmit Interrupt Status register (Reg 0x0E). If more than 1 interrupt is enabled, it is necessary to read the Transmit Interrupt Status register (Reg 0x0E) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in Section.

Receive Interrupts

Eight interrupts are provided to flag the occurrence of receive events, four each for SERDES A and B. In 64 chips/bit and 32 chips/bit DDR modes, only the SERDES A interrupts are available, and the SERDES B interrupts will never trigger, even if enabled. The interrupts are enabled by writing to the Receive Interrupt Enable register (Reg 0x07), and their status may be determined by reading the Receive Interrupt Status register (Reg 0x08). If more than one interrupt is enabled, it is necessary to read the Receive Interrupt Status register (Reg 0x08) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in Section.





Application Examples

Figure 7 shows a block diagram example of a typical battery powered device using the CYWUSB6935 chip.

Figure 8 shows an application example of a WirelessUSB LR alarm system where a single hub node is connected to an alarm panel. The hub node wirelessly receives information from multiple sensor nodes in order to control the alarm panel.



Figure 7. CYWUSB6935 Battery Powered Device







Register Descriptions

 Table 3 displays the list of registers inside the CYWUSB6935 that are addressable through the SPI interface. All registers are read and writable, except where noted.

 Table 3. CYWUSB6935 Register Map^[1]

Register Name	Mnemonic	CYWUSB6935 Address	Page	Default	Access
Revision ID	REG_ID	0x00	8	0x07	RO
Control	REG_CONTROL	0x03	8	0x00	RW
Data Rate	REG_DATA_RATE	0x04	9	0x00	RW
Configuration	REG_CONFIG	0x05	10	0x01	RW
SERDES Control	REG_SERDES_CTL	0x06	10	0x03	RW
Receive SERDES Interrupt Enable	REG_RX_INT_EN	0x07	11	0x00	RW
Receive SERDES Interrupt Status	REG_RX_INT_STAT	0x08	12	0x00	RO
Receive SERDES Data A	REG_RX_DATA_A	0x09	13	0x00	RO
Receive SERDES Valid A	REG_RX_VALID_A	0x0A	13	0x00	RO
Receive SERDES Data B	REG_RX_DATA_B	0x0B	13	0x00	RO
Receive SERDES Valid B	REG_RX_VALID_B	0x0C	13	0x00	RO
Transmit SERDES Interrupt Enable	REG_TX_INT_EN	0x0D	14	0x00	RW
Transmit SERDES Interrupt Status	REG_TX_INT_STAT	0x0E	15	0x00	RO
Transmit SERDES Data	REG_TX_DATA	0x0F	16	0x00	RW
Transmit SERDES Valid	REG_TX_VALID	0x10	16	0x00	RW
PN Code	REG_PN_CODE	0x18–0x11	16	0x1E8B6A3DE0E9B222	RW
Threshold Low	REG_THRESHOLD_L	0x19	17	0x08	RW
Threshold High	REG_THRESHOLD_H	0x1A	17	0x38	RW
Wake Enable	REG_WAKE_EN	0x1C	17	0x00	RW
Wake Status	REG_WAKE_STAT	0x1D	18	0x01	RO
Analog Control	REG_ANALOG_CTL	0x20	18	0x04	RW
Channel	REG_CHANNEL	0x21	18	0x00	RW
Receive Signal Strength Indicator	REG_RSSI	0x22	19	0x00	RO
PA Bias	REG_PA	0x23	19	0x00	RW
Crystal Adjust	REG_CRYSTAL_ADJ	0x24	19	0x00	RW
VCO Calibration	REG_VCO_CAL	0x26	20	0x00	RW
Reg Power Control	REG_PWR_CTL	0x2E	20	0x00	RW
Carrier Detect	REG_CARRIER_DETECT	0x2F	20	0x00	RW
Clock Manual	REG_CLOCK_MANUAL	0x32	20	0x00	RW
Clock Enable	REG_CLOCK_ENABLE	0x33	21	0x00	RW
Synthesizer Lock Count	REG_SYN_LOCK_CNT	0x38	21	0x64	RW
Manufacturing ID	REG_MID	0x3C-0x3F	21	-	RO

Note

1. All registers are accessed Little Endian.



Table 4. Revision ID Register

Addr: 0x00			REG_ID				Default: 0x07		
	7 6		5	4	3	2	1 0		
Silicon ID					Product ID				
Bit	Name		Description						
7:4	Silicon ID	These are t	he Silicon ID rev	vision bits. 0000 :	= Rev A, 0001 =	Rev B, etc. Thes	se bits are read-o	only.	

3:0 Product ID These are the Product ID revision bits. Fixed at value 0111. These bits are read-only.

Table 5. Control

Addr: 0x03		REG_CONTROL				Default: 0x00	
7	6	5	4	3	2	1	0
RX Enable	TX Enable	PN Code Select	Bypass Internal Syn Lock Signal	Auto Internal PA Disable	Internal PA Enable	Reserved	Reserved

Bit	Name	Description
7	RX Enable	The Receive Enable bit is used to place the IC in receive mode. 1 = Receive Enabled 0 = Receive Disabled
6	TX Enable	The Transmit Enable bit is used to place the IC in transmit mode. 1 = Transmit Enabled 0 = Transmit Disabled
5	PN Code Select	The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code. 1 = 32 Most Significant Bits of PN code are used 0 = 32 Least Significant Bits of PN code are used This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).
4	Bypass Internal Syn Lock Signal	This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount of time specified in the Syn Lock Count register (Reg 0x38), in units of 2 μ s. If the internal Syn Lock Signal is used then set Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled. 1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38) 0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38) It is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for the synthesizer.
3	Auto Internal PA Disable	The Auto Internal PA Disable bit is used to determine the method of controlling the Internal Power Amplifier. The two options are automatic control by the baseband or by firmware through register writes. For external PA usage, please see the description of the REG_ANALOG_CTL register (Reg 0x20). 1 = Register controlled Internal PA Enable 0 = Auto controlled Internal PA Enable When this bit is set to 1, the enabled state of the Internal PA is directly controlled by bit Internal PA Enable (Reg 0x03, bit 2). It is recommended that this bit is set to 0, leaving the PA control to the baseband.
2	Internal PA Enable	The Internal PA Enable bit is used to enable or disable the Internal Power Amplifier. 1 = Internal Power Amplifier Enabled 0 = Internal Power Amplifier Disabled This bit only applies when the Auto Internal PA Disable bit is selected (Reg 0x03, bit 3=1), otherwise this bit is don't care.
1	Reserved	This bit is reserved and should be written with a zero.
0	Reserved	This bit is reserved and should be written with a zero.



Table 6. Data Rate

Addr: 0x04		REG_DATA_RATE				Default: 0x00		
7	6	5	4	3	2	1	0	
	•	Reserved	•	•	Code Width	Data Rate	Sample Rate	

Bit	Name	Description
7:3	Reserved	These bits are reserved and should be written with zeroes.
2 ^[2]	Code Width	The Code Width bit is used to select between 32 chips/bit and 64 chips/bit PN codes. 1 = 32 chips/bit PN codes 0 = 64 chips/bit PN codes The number of chips/bit used impacts a number of factors such as data throughput, range and robustness to interference. By choosing a 32 chips/bit PN-code, the data throughput can be doubled or even quadrupled (when double data rate is set). A 64 chips/bit PN code offers improved range over its 32 chips/bit counterpart as well as more robustness to interference. By selecting to use a 32 chips/bit PN code a number of other register bits are impacted and need to be addressed. These are PN Code Select (Reg 0x03, bit 5), Data Rate (Reg 0x04, bit 1), and Sample Rate (Reg 0x04, bit 0).
1[2]	Data Rate	The Data Rate bit allows the user to select Double Data Rate mode of operation which delivers a raw data rate of 62.5kbits/sec. 1 = Double Data Rate - 2 bits per PN code (No odd bit transmissions) 0 = Normal Data Rate - 1 bit per PN code This bit is applicable only when using 32 chips/bit PN codes which can be selected by setting the Code Width bit (Reg 0x04, bit 2=1). When using Double Data Rate, the raw data throughput is 62.5 kbits/sec because every 32 chips/bit PN code is interpreted as 2 bits of data. When using this mode a single 64 chips/bit PN code is placed in the PN code register. This 64 chips/bit PN code is then split into two and used by the baseband to offer the Double Data Rate capability. When using Normal Data Rate, the raw data throughput is 32 kbits/sec. Additionally, Normal Data Rate enables the user to potentially correlate data using two differing 32 chips/bit PN codes.
0 ^[2]	Sample Rate	The Sample Rate bit allows the use of the 12x sampling when using 32 chips/bit PN codes and Normal Data Rate. 1 = 12x Oversampling 0 = 6x Oversampling Using 12x oversampling improves the correlators receive sensitivity. When using 64 chips/bit PN codes or Double Data Rate this bit is don't care. The only time when 12x oversampling can be selected is when a 32 chips/bit PN code is being used with Normal Data Rate.

Note 2. The following Reg 0x04, bits 2:0 values are not valid: ■ 001–Not Valid ■ 010–Not Valid ■ 011–Not Valid ■ 111–Not Valid



Table 7. Configuration

Addr: 0x05			REG_C	Default: 0x01			
7	6	5	4	3	2	1	0
	IRQ Pir	Select					

Bit	Name	Description
7:2	Reserved	These bits are reserved and should be written with zeroes.
1:0	IRQ Pin Select	The Interrupt Request Pin Select bits are used to determine the drive method of the IRQ pin. 11 = Open Source (IRQ asserted = 1, IRQ deasserted = Hi-Z) 10 = Open Drain (IRQ asserted = 0, IRQ deasserted = Hi-Z) 01 = CMOS (IRQ asserted = 1, IRQ deasserted = 0) 00 = CMOS Inverted (IRQ asserted = 0, IRQ deasserted = 1)

Table 8. SERDES Control

Addr	: 0x06	REG_SERDES_CTL				Default: 0x03	
7	6	5	4	3	2	1	0
	Rese	erved		SERDES Enable		EOF Length	

Bit	Name	Description
7:4	Reserved	These bits are reserved and should be written with zeroes.
3	SERDES Enable	The SERDES Enable bit is used to switch between bit-serial mode and SERDES mode. 1 = SERDES enabled 0 = SERDES disabled, bit-serial mode enabled When the SERDES is enabled data can be written to and read from the IC one byte at a time, through the use of the SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through the use of the DIO/DIOVAL pins, refer to section 3.2. It is recommended that SERDES mode be used to avoid the need to manage the timing required by the bit-serial mode.
2:0	EOF Length	The End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without valid data before an EOF event will be generated. When in receive mode and a valid bit has been received the EOF event can then be identified by the number of bit times that expire without correlating any new data. The EOF event causes data to be moved to the proper SERDES Data Register and can also be used to generate interrupts. If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception.



Table 9. Receive SERDES Interrupt Enable

Addr: 0x07		REG_RX_INT_EN				Default: 0x00				
	7	6	5	4	3	2	1	0		
Un	derflow B	Overflow B	EOF B	Full B	Underflow A	Overflow A	EOF A	Full A		
Bit	Name		Description							
7	Underflow B	The Underfl	ow B bit is used	to enable the inte	errupt associated	d with an underflo	ow condition with	the Receive		
		SERDES Da	ata B register (R	eg 0x0B) abled for Receiv	o SERNES Data	R				
		0 = Underflo	ow B interrupt dis	abled for Receiv	e SERDES Data	B				
		An underflow	w condition occu	rs when attempti	ng to read the Re	ceive SERDES [Data B register (R	Reg 0x0B) when		
6	Overflow B	The Overflor	w B bit is used to	enable the inte	rrunt associated	with an overflow	condition with th	e Receive		
Ŭ	O VOINOW D	SERDES Da	ata B register (R	eg 0x0B)						
		1 = Overflow	v B interrupt ena	bled for Receive	SERDES Data E	3 B				
		An overflow	condition occurs	when new recei	ved data is writte	n into the Receiv	e SERDES Data	B register (Reg		
		0x0B) before	e the prior data i	s read out.						
5	FOF B	1 he End of 1 = FOF B i	Frame B bit is us	sed to enable the for Channel B R	e interrupt associa leceiver	ated with the Cha	annel B Receiver	EOF condition.		
		0 = EOF B i	nterrupt disabled	for Channel B F	Receiver					
		The EOF IR	Q asserts during	an End of Fram	e condition. End	of Frame condit	ions occur after a	at least one bit		
		If 0 is the E0	OF length, and E	OF condition wil	l occur at the firs	t invalid bit after	a valid reception	. This IRQ is		
		cleared by r	eading the recei	ve status registe	r					
4	Full B	The Full B b having data	oit is used to enal	ble the interrupt a	associated with the	ne Receive SER	DES Data B regis	ster (Reg 0x0B)		
		1 = Full B in	terrupt enabled	for Receive SER	DES Data B					
		0 = Full B in A Full B con	terrupt disabled	for Receive SER en data is transfe	DES Data B	annel B Receiver	r into the Receive	SERDES Data		
		B register (R	Reg 0x0B). This c	ould occur when	a complete byte	is received or wh	en an EOF event	occurs whether		
2	l la de ríleur A	or not a com	nplete byte has b	been received.		المستعمر والمستعمر		the Dessive		
3	Undernow A	SERDES Da	ata A register (R	eg 0x09)	enupi associated	a with an underno	Sw condition with	the Receive		
		1 = Underflo	w A interrupt en	abled for Receiv	e SERDES Data	A				
		An underflow	w condition occu	rs when attempti	ng to read the Re	eceive SERDES I	Data A register (F	Reg 0x09) when		
		it is empty.			-		- .	· ·		
2	Overflow A	The Overflo	w A bit is used to	o enable the inter	rrupt associated	with an overflow	condition with th	e Receive		
		1 = Overflow	v A interrupt ena	bled for Receive	SERDES Data	Ą				
		0 = Overflow	v A interrupt disa	abled for Receive	e SERDES Data . ive data is writter	A h into the Receive	e SERDES Data	A register (Reg		
		0x09) before	e the prior data is	s read out.				A register (reg		
1	EOF A	The End of F	Frame A bit is use	d to enable the in	terrupt associate	d with an End of F	-rame condition v	vith the Channel		
		1 = EOF A i	nterrupt enabled	for Channel A R	eceiver					
		0 = EOFA is	nterrupt disabled	for Channel A F	Receiver		iono ocour offer a	t least such tit		
		has been de	ine EOF IRQ asserts during an End of Frame condition. End of Frame conditions occur after at least one bi has been detected, and then the number of invalid bits in a frame exceeds the number in the EOF length fiel							
		If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception. This IRQ is cleared						s IRQ is cleared		
0	Full A	by reading t	it is used to enab	e the interrupt of	sociated with the	Receive SERD	ES Data A registe	r(0x09) having		
		data written	into it.							
		1 = Full A in	terrupt enabled	for Receive SER	DES Data A					
		A Full A con	dition occurs wh	en data is transfe	rred from the Cha	annel A Receivei	r into the Receive	SERDES Data		
		A register (R	Reg 0x09). This c	ould occur when	a complete byte i	s received or who	en an EOF event	occurs whether		
		or not a com	ipiete byte has t	een received.						



Table 10. Receive SERDES Interrupt Status^[3]

	Addr:	0x08	-	REG_RX	_INT_STAT		Defaul	t: 0x00
	7	6	5	4	3	2	1	0
V	/alid B	Flow Violation B	EOF B	Full B	Valid A	Flow Violation A	EOF A	Full A
Bit	Name				Description			
7	Valid B	The Valid B bit i 1 = All bits are v 0 = Not all bits are with When data is with byte that has be	s true when all t valid for Receive are valid for Rec ritten into the Re een written are v	he bits in the Re SERDES Data eive SERDES D ceive SERDES I alid. This bit can	ceive SERDES [B ata B Data B register (F not generate an	Data B register (Re Reg 0x0B) this bit i interrupt.	eg 0x0B) are va is set if all of the	lid. bits within the
6	Flow Violation B	The Flow Violati SERDES Data I 1 = Overflow/un 0 = No overflow Overflow condit before the prior register (Reg 0x (Reg 0x08)	on B bit is used B register (Reg of derflow interrup /underflow inter ions occur wher data has been re 0B) when the re	to signal whethe 0x0B). t pending for Re- rupt pending for n the radio loads ead. Underflow c gister is empty.	r an overflow or u ceive SERDES I Receive SERDE new data into the onditions occur v Fhis bit is cleared	Inderflow condition Data B S Data B P Receive SERDE when trying to read I by reading the Re	n has occurred f S Data B regist the Receive St aceive Interrupt	or the Receive er (Reg 0x0B) ERDES Data B Status register
5	EOF B	The End of Fran 1 = EOF interru 0 = No EOF inter An EOF conditions specified in the S by reading the F	 End of Frame B bit is used to signal whether an EOF event has occurred on the Channel B receive. EOF interrupt pending for Channel B No EOF interrupt pending for Channel B EOF condition occurs for the Channel B Receiver when receive has begun and then the number of bit times ecified in the SERDES Control register (Reg 0x06) elapse without any valid bits being received. This bit is cleared reading the Receive Interrupt Status register (Reg 0x08) 					
4	Full B	The Full B bit is 1 = Receive SE 0 = No Receive A Full B condition register (Reg 0x not a complete	used to signal v RDES Data B fu SERDES Data on occurs when o 0B). This could byte has been re	when the Receive Ill interrupt pendi B full interrupt pe data is transferre occur when a co eceived.	e SERDES Data ng ending d from the Chanr mplete byte is re	B register (Reg 0) nel B Receiver into ceived or when an	(0B) is filled wit the Receive SI EOF event occ	h data. ERDES Data B surs whether or
3	Valid A	The Valid A bit i 1 = All bits are v 0 = Not all bits are v When data is we byte that has be	s true when all o valid for Receive are valid for Rec ritten into the Re een written are v	of the bits in the l SERDES Data a eive SERDES D ceive SERDES l alid. This bit can	Receive SERDES A ata A Data A register (f not generate an	S Data A Register Reg 0x09) this bit i interrupt.	(Reg 0x09) are s set if all of the	e valid. e bits within the
2	Flow Violation A	The Flow Violati SERDES Data / 1 = Overflow/un 0 = No overflow Overflow condit before the prior register (Reg 0x (Reg 0x08)	on A bit is used A register (Reg (derflow interrup /underflow inter ions occur wher data has been re (09) when the re	to signal whethe 0x09). t pending for Rea rupt pending for n the radio loads ead. Underflow c gister is empty. 1	r an overflow or u ceive SERDES I Receive SERDE new data into the onditions occur v This bit is cleared	Inderflow condition Data A S Data A e Receive SERDE vhen trying to read by reading the Re	has occurred f S Data A regist the Receive SI eceive Interrupt	or the Receive er (Reg 0x09) ERDES Data A Status register
1	EOF A	The End of Frant 1 = EOF interru 0 = No EOF interval An EOF conditions specified in the specified i	he End of Frame A bit is used to signal whether an EOF event has occurred on the Channel A receive. = EOF interrupt pending for Channel A = No EOF interrupt pending for Channel A n EOF condition occurs for the Channel A Receiver when receive has begun and then the number of bit times pecified in the SERDES Control register (0x06) elapse without any valid bits being received. This bit is cleared by adding the Receive Interrupt Status register (Reg 0x08).					
0	Full A	The Full A bit is 1 = Receive SE 0 = No Receive A Full A condition Register (Reg 0 not a complete	used to signal were a signal w	when the Receive III interrupt pendi A full interrupt pe data is transferre occur when a co eceived.	e SERDES Data ng ending d from the Chanr mplete byte is re	A register (Reg 0) nel A Receiver into ceived or when an	(09) is filled with the Receive SI EOF event occ	n data. ERDES Data A curs whether or

Note

All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These registers are read-only.



Table 11. Receive SERDES Data A

Addr	: 0x09		REG_RX	Default: 0x00			
7	6	5	4	3	2	1	0
			Da	ata	•		

Bit	Name	Description
7:0	Data	Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Table 12. Receive SERDES Valid A

Addr:	0x0A		REG_RX	_VALID_A		Default: 0x00		
7 6		5	5 4 3 2			1	0	
			Va	alid				

Bit	Name	Description
7:0	Valid	These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A "1" indicates that the corresponding data bit is valid for Channel A. If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data A register (Reg 0x09) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0A). This register is read-only.

Table 13. Receive SERDES Data B

Addr	: 0x0B		REG_RX	_DATA_B		Default: 0x00		
7	6	5	4	3	2	1	0	
			Da	ata				

Bit	Name	Description
7:0	Data	Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 6, followed by bit 7. This register is read-only.

Table 14. Receive SERDES Valid B

Addr	0x0C		REG_RX_	_VALID_B		Default: 0x00		
7	6	5	4	3	2	1	0	
			Va	llid				

Bit	Name	Description
7:0	Valid	These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A "1" indicates that the corresponding data bit is valid for Channel B. If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B register (Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C). This register is read-only.



Table 15. Transmit SERDES Interrupt Enable

Ad	dr: 0x0D			REG_TX	_INT_EN		Default: 0x00		
	7	6	5	4	3	2	1	0	
		Rese	erved	•	Underflow	Overflow	Done	Empty	
Rit	Namo				Description				
7.4	Reserved	These bits are	reserved and sh	ould be written v	vith zeroes				
3	Underflow	The Underflow Transmit SER 1 = Underflow 0 = Underflow An underflow does not have	Inderflow bit is used to enable the interrupt associated with an underflow condition associated with the mit SERDES Data register (Reg 0x0F) nderflow interrupt enabled nderflow interrupt disabled iderflow condition occurs when attempting to transmit while the Transmit SERDES Data register (Reg 0x0F) not have any data.						
2	Overflow	The Overflow I Data register (1 = Overflow in 0 = Overflow in An overflow co before the pre-	bit is used to ena 0x0F). nterrupt enabled nterrupt disabled ondition occurs w ceding data has	bled the interrupt hen attempting to been transferred	associated with write new data to to the transmit s	an overflow conc o the Transmit SE shift register.	lition with the Tra	nsmit SERDES ster (Reg 0x0F)	
1	Done	The Done bit is 1 = Done inter 0 = Done inter The Done con and there is no	Done bit is used to enable the interrupt that signals the end of the transmission of data. Done interrupt enabled Done interrupt disabled Done condition occurs when the Transmit SERDES Data register (Reg 0x0F) has transmitted all of its data there is no more data for it to transmit.						
0	Empty	The Empty bit 1 = Empty inte 0 = Empty inte The Empty cor and it's safe to	is used to enable errupt enabled errupt disabled ndition occurs wh b load the next by	the interrupt that en the Transmit S /te	signals when the	e Transmit SERD gister (Reg 0x0F)	DES register (Reg	9 0x0F) is empty. e transmit buffer	



Table 16. Transmit SERDES Interrupt Status^[4]

	Addr	: 0x0E		REG_TX_	INT_STAT		Defaul	t: 0x00		
	7	6	5	4	3	2	1	0		
		Rese	erved		Underflow	Overflow	Done	Empty		
D:4	Nome				Description			-		
BIT	Name	These hits are a	Description							
7:4	Reserved	These bits are re	eserved. This reg	gister is read-only	/.		T :: 0500			
3	Underflow	(Reg 0x0F) has	e Underflow bit is used to signal when an underflow condition associated with the Transmit SERDES Data register eq 0x0E) has occurred							
		1 = Underflow In	terrupt pending							
		0 = No Underflov	w Interrupt pend	ing						
		This IRQ will ass	ert during an un	derflow condition	to the Transmit S	SERDES Data re	gister (Reg 0x0F). An underflow		
		Data register (Re	$\alpha \Omega x \Omega F$ This w	ill only assert afte	r the transmitter l	nas transmitted a	t least one hit. Th	his hit is cleared		
		by reading the T	reading the Transmit Interrupt Status register (Reg 0x0E).							
2	Overflow	The Overflow bit	is used to signa	al when an overflo	ow condition asso	ociated with the	Transmit SERDE	S Data register		
		(0x0F) has occu	rred.							
		1 = Overflow Inte	errupt pending							
		U = NO OVERTION	Interrupt pendir	ig vorflow condition :	to the Transmit S		aistor (Pog 0v0E			
		occurs when the	new data is loa	ded into the Tran	smit SERDES D	ata register (Reg	OxOF) before the). An overnow e previous data		
		has been sent. T	his bit is cleared	d by reading the	Transmit Interrup	t Status register	(Reg 0x0E).			
1	Done	The Done bit is u	used to signal th	e end of a data ti	ansmission.					
		1 = Done Interru	pt pending							
		0 = No Done Inte	errupt pending	to in finished con	ding a buta of da	to and thata is n	o moro data ta b	o cont. This will		
		only assert after	the transmitter h	as transmitted as	a byte of ua	his hit is cleared h	o more data to b	ansmit Interrunt		
		Status register (I	Reg 0x0E)				by reading the m			
0	Empty	The Empty bit is u	sed to signal wher	the Transmit SER	DES Data register	(Reg 0x0F) has be	een emptied.			
		1 = Empty Interr 0 = No Empty In	upt pending terrupt pending							
l		This IRQ will asse register (Reg 0x0F into the transmitter	rt when the transm). Writing the Trans r, and it is ok to wr	nit serdes is empty. smit SERDES Data ite new data.	When this IRQ is a register (Reg 0x0F	asserted it is ok to) will clear this IRQ	write to the Transn . It will be set when	nit SERDES Data the data is loaded		
Mata	L									

All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by the TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the transmit status will read 0 if the IC is not in transmit mode. These registers are read-only.



Table 17. Transmit SERDES Data

Addr: 0x0F			REG_T	X_DATA		Default: 0x00	
7	6	5	4	3	2	1	0
		·	Da	ata			

Bit	Name	Description
7:0	Data	Transmit Data. The over-the-air transmitted order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed
		by bit 4, followed by bit 5, followed by bit 6, followed by bit 7.

Table 18. Transmit SERDES Valid

Addr	: 0x10		REG_T	Default: 0x00								
7	6	5	4	3	2	1	0					
	Valid											

Bit	Name	Description
7:0	Valid ^[5]	The Valid bits are used to determine which of the bits in the Transmit SERDES Data register (reg 0x0F) are valid. 1 = Valid transmit bit 0 = Invalid transmit bit

	Addr: 0x18-11 63 62 61 60 59 58 57 56									R	EG_I	PN_	COL	DE							Default: 0x1E8B6A3DE0E9B222										
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
	Address 0x18					Ad	dres	s 0)	< 17					Ad	ldres	s Ox	:16					Ad	dres	s 0>	(15						

Table 19. PN Code

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	7 6 5 4 3 2 1				1	0	
		Ado	dress	s Ox	14					Ad	dres	s Ox	:13					Ad	dres	s 0>	(12			Address 0x11							
Bi	t	Na	ame													l	Des	crip	tion												
63	:0 F	PN C	odes	S.	The	e value inside the 8 byte PN code register is used as the spreading code for DSSS communication. All 8 bytes																									
			can be used together for 64 chips/bit PN code communication, or the registers can be split into two sets of 32																												
	chips/bit PN codes and these can be used alone or with each other to accomplish faster data rates. Not any 64																														
1	chips/bit value can be used as a PN code as there are certain characteristics that are needed to minimize the																														

Note

Γ

5. The Valid bit in the Transmit SERDES Valid register (Reg 0x10) is used to mark whether the radio will send data or preamble during that bit time of the data byte. Data is sent LSB first. The SERDES will continue to send data until there are no more VALID bits in the shifter. For example, writing 0x0F to the Transmit SERDES Valid register (Reg 0x10) will send half a byte.

order is bit 0 followed by bit 1... followed by bit 62, followed by bit 63.

possibility of multiple PN codes interfering with each other or the possibility of invalid correlation. The over-the-air



Table 20. Threshold Low

Addr	: 0x19		REG_THR	Default: 0x08					
7	6	5	4	3	2	1	0		
Reserved									

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6:0	Threshold Low	The Threshold Low value is used to determine the number of missed chips allowed when attempting to correlate a single data bit of value '0'. A perfect reception of a data bit of '0' with a 64 chips/bit PN code would result in zero correlation matches, meaning the exact inverse of the PN code has been received. By setting the Threshold Low value to 0x08 for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold High value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.

Table 21. Threshold High

Addr:	0x1A		REG_THR	Default: 0x38						
7	6	5	4	3	2	1	0			
Reserved		Threshold High								

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6:0	Threshold High	The Threshold High value is used to determine the number of matched chips allowed when attempting to correlate a single data bit of value '1'. A perfect reception of a data bit of '1' with a 64 chips/bit or a 32 chips/bit PN code would result in 64 chips/bit or 32 chips/bit correlation matches, respectively, meaning every bit was received perfectly. By setting the Threshold High value to 0x38 (64-8) for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold Low value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.

Table 22. Wake Enable

Addr	: 0x1C		REG_W	Default: 0x00					
7	6	5	4	3	2	1	0		
			Reserved				Wakeup Enable		

Bit	Name	Description
7:1	Reserved	These bits are reserved and should be written with zeroes.
0	Wakeup Enable	Wakeup interrupt enable. 0 = disabled 1 = enabled A wakeup event is triggered when the PD pin is deasserted and once the IC is ready to receive SPI communi- cations.



Table 23. Wake Status

Addr	: 0x1D		REG_WA	Default: 0x01				
7	6	5	4	3	2	1	0	
			Reserved				Wakeup Status	

Bit	Name	Description
7:1	Reserved	These bits are reserved. This register is read-only.
0	Wakeup Status	Wakeup status. 0 = Wake interrupt not pending 1 = Wake interrupt pending
		This IRQ will assert when a wakeup condition occurs. This bit is cleared by reading the Wake Status register (Reg 0x1D). This register is read-only.

Table 24. Analog Control

Addr: 0x20			REG_ANA	Default: 0x00			
7	6	5	4	3	2	1	0
Reserved	Reg Write Control	MID Read Enable	Reserved	Reserved	PA Output Enable	PA Invert	Reset

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6	Reg Write Control	Enables write access to Reg 0x2E and Reg 0x2F. 1 = Enables write access to Reg 0x2E and Reg 0x2F 0 = Reg 0x2E and Reg 0x2F are read-only
5	MID Read Enable	The MID Read Enable bit must be set to read the contents of the Manufacturing ID register (Reg 0x3C-0x3F). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. This bit should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F). 1 = Enables read of MID registers 0 = Disables read of MID registers
4:3	Reserved	These bits are reserved and should be written with zeroes.
2	PA Output Enable	The Power Amplifier Output Enable bit is used to enable the PACTL pin for control of an external power amplifier. 1 = PA Control Output Enabled on PACTL pin 0 = PA Control Output Disabled on PACTL pin
1	PA Invert	The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal when the PaOe bit is set high. PA Output Enable and PA Invert cannot be simultaneously changed. 1 = PACTL active low 0 = PACTL active high
0	Reset	The Reset bit is used to generate a self-clearing device reset. 1 = Device Reset. All registers are restored to their default values. 0 = No Device Reset.

Table 25. Channel

Addr: 0x21			REG_CI	Default: 0x00			
7	6	5	4	3	2	1	0
Reserved		Channel					

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6:0	Channel	The Channel register (Reg 0x21) is used to determine the Synthesizer frequency. A value of 2 corresponds to a communication frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479 GHz. The channels are separated from each other by 1 MHz intervals. Limit application usage to channels 2–79 to adhere to FCC regulations. FCC regulations require that channels 0 and 1 and any channel greater than 79 be avoided. Use of other channels may be restricted by other regulatory agencies. The application MCU must ensure that this register is modified before transmitting data over the air for the first time.



Table 26. Receive Signal Strength Indicator (RSSI)^[6]

Addr: 0x22			REG	Default: 0x00				
7	6	5	4	3	2	1	0	
Reserved		Valid	RSSI					

Bit	Name	Description
7:6	Reserved	These bits are reserved. This register is read-only.
5	Valid	The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only. 1 = RSSI value is valid 0 = RSSI value is invalid
4:0	RSSI	The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only value with the higher values indicating stronger received signals meaning more reliable transmissions.

Table 27. PA Bias

Addr: 0x23			REG		Default: 0x00		
7	6	5	4	3	2	1	0
		Reserved		PA Bias			

Bit	Name	Description
7:3	Reserved	These bits are reserved and should be written with zeroes.
2:0	PA Bias	The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the higher the transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general purpose communication a value of 7 is recommended. See Table 1 for typical output power steps based on the PA Bias bit settings.

Table 28. Crystal Adjust

Addr: 0x24			REG_CRY	Default: 0x00			
7	6	5	4	3	2	1	0
Reserved	Clock Output Disable		Crystal Adjust				

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6	Clock Output Disable	The Clock Output Disable bit disables the 13-MHz clock driven on the X13OUT pin. 1 = No 13-MHz clock driven externally 0 = 13-MHz clock driven externally If the 13-MHz clock is driven on the X13OUT pin then receive sensitivity will be reduced by –4 dBm on channels 5+13 <i>n</i> . By default the 13-MHz clock output pin is enabled. This pin is useful for adjusting the 13-MHz clock, but it interfere with every 13th channel beginning with 2.405-GHz channel. Therefore, it is recommended that the 13-MHz clock output pin be disabled when not in use.
5:0	Crystal Adjust	The Crystal Adjust value is used to calibrate the on-chip parallel load capacitance supplied to the crystal. Each increment of the Crystal Adjust value typically adds 0.135 pF of parallel load capacitance. The total range is 8.5 pF, starting at 8.65 pF. These numbers do not include PCB parasitics, which can add an additional 1–2 pF.

Note 6. The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1). See Section for more details.



Table 29. VCO Calibration

Addr: 0x26			REG_V	Default: 0x00				
7	6	5	4	3	2	1	0	
VCO Slope Enable		Reserved						

Bit	Name	Description
7:6	VCO Slope Enable	The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance
	(Write-Only)	automatically added to the VCO.
		11 = -5/+5 VCO adjust. The application MCU must configure this option during initialization
		10 = -2/+3 VCO adjust
		01 = Reserved
		00 = No VCO adjust
		These bits are undefined for read operations.
5:0	Reserved	These bits are reserved and should be written with zeroes.

Table 30. Reg Power Control

Addr:	0x2E		REG_P	Default: 0x00				
7	6	5	4	1 0				
Reg Power Control				Reserved				

Bit	Name	Description
7	Reg Power Control	When set, this bit disables unused circuitry and saves radio power. The user must set Reg 0x20, bit 6 = 1 to enable writes to Reg 0x2E. The application MCU must set this bit during initialization.
6:0	Reserved	These bits are reserved and should be written with zeroes.

Table 31. Carrier Detect

Addr	: 0x2F		REG_CARR	Default: 0x00					
7	6	5	4	2	1	0			
Carrier Detect Override				Reserved					

Bit	Name	Description
7	Carrier Detect Override	When set, this bit overrides carrier detect. The user must set Reg 0x20, bit 6=1 to enable writes to Reg 0x2F.
6:0	Reserved	These bits are reserved and should be written with zeroes.

Table 32. Clock Manual

Addr	: 0x32		REG_CLOC	Default: 0x00										
7	6	5	4	3	2	1	1 0							
	Manual Clock Overrides													

Bit	Name	Description
7:0	Manual Clock Overrides	This register must be written with 0x41 after reset for correct operation



Table 33. Clock Enable

Addr	: 0x33		REG_CLOC	Default: 0x00									
7	6	5	4	3	2	1 0							
Manual Clock Enables													

Bit	Name	Description
7:0	Manual Clock Enables	This register must be written with 0x41 after reset for correct operation

Table 34. Synthesizer Lock Count

Addr	: 0x38		REG_SYN_	Default: 0x64										
7	6	5	4	3	2	1	0							
	Count													

Bit	Name	Description
7:0	Count	Determines the length of delay in 2-µs increments for the synthesizer to lock when auto synthesizer is enabled via
		Control register (0x03, bit 1=0) and not using the PLL lock signal. The default register setting is typically sufficient.

Table 35. Manufacturing ID

Addr: 0x3C-3F														RE	EG_MID																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Address 0x3F							Address 0x3E Address						s Ox	3D					Ad	dres	s Ox	3C									

Bit	Name	Description
31:30	Address[31:30]	These bits are read back as zeroes.
29:0	Address[29:0]	These bits are the Manufacturing ID (MID) for each IC. The contents of these bits cannot be read unless the MID Read Enable bit (bit 5) is set in the Analog Control register (Reg 0x20). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. The MID Read Enable bit in the Analog Control register (Reg 0x20, bit 5) should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F). This register is read-only.



Table 36. Pin Description

Pin QFN	Name	Туре	Default	Description		
Analog RF	<u> </u>					
46	RFIN	Input	Input	RF Input. Modulated RF signal received.		
5	RFOUT	Output	N/A	RF Output. Modulated RF signal to be transmitted.		
Crystal / Po	ower Control					
38	X13	Input	N/A	Crystal Input. (refer to Section).		
35	X13IN	Input	N/A	Crystal Input. (refer to Section).		
26	X13OUT	Output/Hi-Z	Output	System Clock. Buffered 13-MHz system clock.		
33	PD	Input	N/A	Power Down . Asserting this input (low), will put the IC in the Suspend Mode (X13OUT is 0 when PD is Low).		
14	RESET	Input	N/A	Active LOW Reset. Device reset.		
34	PACTL	I/O	Input	PACTL. External Power Amplifier control. Pull-down or make output.		
SERDES Bypass Mode Communications/Interrupt						
20	DIO	I/O	Input	Data Input/Output. SERDES Bypass Mode Data Transmit/Receive.		
19	DIOVAL	I/O	Input	Data I/O Valid. SERDES Bypass Mode Data Transmit/Receive Valid.		
21	IRQ	Output /Hi-Z	Output	IRQ. Interrupt and SERDES Bypass Mode DIOCLK.		
SPI Comm	unications					
23	MOSI	Input	N/A	Master-Output-Slave-Input Data. SPI data input pin.		
24	MISO	Output/Hi-Z	Hi-Z	Master-Input-Slave-Output Data. SPI data output pin.		
25	SCK	Input	N/A	SPI Input Clock. SPI clock.		
22	SS	Input	N/A	Slave Select Enable. SPI enable.		
Power and	Ground					
6, 9, 16, 28, 29, 32, 41, 42, 44, 45	VCC	VCC	Н	$V_{CC} = 2.7V$ to 3.6V.		
13	GND	GND	L	Ground = 0V.		
1, 2, 3, 4, 7, 8, 10, 11, 12, 15, 17, 18, 27, 30, 31, 36, 37, 39, 40, 43, 47, 48	NC	N/A	N/A	Must be tied to Ground.		
Exposed paddle	GND	GND	L	Must be tied to Ground.		





Figure 9. CYWUSB6935 48 QFN - Top View

CYWUSB6935 Top View*



* E-PAD BOTTOM SIDE



Absolute Maximum Ratings

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied –55°C to +125°C
Supply Voltage on V_{CC} relative to VSS0.3V to +3.9V
DC Voltage to Logic Inputs ^[7] –0.3V to V_{CC} +0.3V
DC Voltage applied to
Outputs in High-Z State –0.3V to V_{CC} +0.3V
Static Discharge Voltage (Digital) ^[8] >2000V
Static Discharge Voltage (RF) ^[8] 500V
Latch-up Current+200 mA, -200 mA
DC Characteristics (Over the Operating Range)

Operating Conditions

V _{CC} (Supply Voltage)	2.7V to 3.6V
T _A (Ambient Temperature Under Bias)	40°C to +85°C ^[9]
T _A (Ambient Temperature Under Bias)	0°C to +70°C ^[10]
Ground Voltage	0V
FOSC (Oscillator or Crystal Frequency)	13 MHz

Parameter	Description	Conditions	Min.	Typ. ^[12]	Max.	Unit
V _{CC}	Supply Voltage		2.7	3.0	3.6	V
V _{OH1}	Output High Voltage condition 1	At I _{OH} = -100.0 μA	V _{CC} – 0.1	V _{CC}		V
V _{OH2}	Output High Voltage condition 2	At I _{OH} = -2.0 mA	2.4	3.0		V
V _{OL}	Output Low Voltage	At I _{OL} = 2.0 mA		0.0	0.4	V
V _{IH}	Input High Voltage		2.0		V _{CC} ^[11]	V
V _{IL}	Input Low Voltage		-0.3		0.8	V
IIL	Input Leakage Current	$0 < V_{IN} < V_{CC}$	-1	0.26	+1	μΑ
C _{IN}	Pin Input Capacitance (except X13, X13IN, RFIN)			3.5	10	pF
I _{Sleep}	Current consumption during power-down mode	PD = LOW		0.24	15	μΑ
IDLE I _{CC}	Current consumption without synthesizer	PD = HIGH		3		mA
STARTUP I _{CC}	ICC from PD high to oscillator stable.			1.8		mA
TX AVG I _{CC}	Average transmitter current consumption ^[13]			1.4		μΑ
RX I _{CC (PEAK)}	Current consumption during receive			57.7		mA
TX I _{CC (PEAK)}	Current consumption during transmit			69.1		mA
SYNTH SETTLE	Current consumption with Synthesizer on, No Transmit or Receive			28.7		mA

Notes

7. It is permissible to connect voltages above V_{CC} to inputs through a series resistor limiting input current to 1 mA. This can't be done during power down mode. AC timing not guaranteed.
8. Human Body Model (HBM).
9. Industrial temperature operating range.

10. Commercial temperature operating range. 11. It is permissible to connect voltages above V_{CC} to inputs through a series resistor limiting input current to 1 mA. 12. Typ. values measured with $V_{CC} = 3.0V @ 25^{\circ}C$ 13. Average I_{CC} when transmitting a 10-byte packet every 15 minutes using the WirelessUSB N:1 protocol.



AC Characteristics [14]

Table 37. SPI Interface^[16]

Parameter	Description	Min.	Тур.	Max.	Unit
t _{SCK_CYC}	SPI Clock Period	476			ns
t _{SCK_HI} (BURST READ) ^[15]	SPI Clock High Time	238			ns
t _{SCK_HI}	SPI Clock High Time	158			ns
t _{SCK_LO}	SPI Clock Low Time	158			ns
t _{DAT_SU}	SPI Input Data Set-up Time	10			ns
t _{DAT_HLD}	SPI Input Data Hold Time	97 ^[16]			ns
t _{DAT_VAL}	SPI Output Data Valid Time	77 ^[16]		174 ^[16]	ns
t _{SS_SU}	SPI Slave Select Set-up Time before first positive edge of SCK ^[17]	250			ns
t _{SS_HLD}	SPI Slave Select Hold Time after last negative edge of SCK	80			ns

Figure 10. SPI Timing Diagram







Notes

14. AC values are not guaranteed if voltages on any pin exceed V_{CC}.
15. This stretch only applies to every 9th SCK HI pulse for SPI Burst Reads only.
16. For F_{OSC} = 13 MHz, 3.3V @ 25°C.

17. SCK must start low, otherwise the success of SPI transactions are not guaranteed.



Table 38. DIO Interface

Parameter	Description	Min.	Тур.	Max.	Unit
Transmit	-			•	•
t _{TX_DIOVAL_SU}	DIOVAL Set-up Time	2.1			μs
t _{TX_DIO_SU}	DIO Set-up Time	2.1			μs
t _{TX_DIOVAL_HLD}	DIOVAL Hold Time	0			μs
t _{TX_DIO_HLD}	DIO Hold Time	0			μs
t _{TX_IRQ_HI}	Minimum IRQ High Time – 32 chips/bit DDR		8		μs
	Minimum IRQ High Time – 32 chips/bit		16		μs
	Minimum IRQ High Time – 64 chips/bit		32		μs
t _{TX_IRQ_LO}	Minimum IRQ Low Time – 32 chips/bit DDR		8		μs
	Minimum IRQ Low Time – 32 chips/bit		16		μs
	Minimum IRQ Low Time – 64 chips/bit		32		μs
Receive					
t _{RX_DIOVAL_VLD}	DIOVAL Valid Time – 32 chips/bit DDR	-0.01		6.1	μs
	DIOVAL Valid Time – 32 chips/bit	-0.01		8.2	μs
	DIOVAL Valid Time – 64 chips/bit	-0.01		16.1	μs
t _{RX_DIO_VLD}	DIO Valid Time – 32 chips/bit DDR	-0.01		6.1	μs
	DIO Valid Time – 32 chips/bit	-0.01		8.2	μs
	DIO Valid Time – 64 chips/bit	-0.01		16.1	μs
t _{RX_IRQ_HI}	Minimum IRQ High Time – 32 chips/bit DDR		1		μs
	Minimum IRQ High Time – 32 chips/bit		1		μs
	Minimum IRQ High Time – 64 chips/bit		1		μs
t _{RX_IRQ_LO}	Minimum IRQ Low Time – 32 chips/bit DDR		8		μs
	Minimum IRQ Low Time – 32 chips/bit		16		μs
	Minimum IRQ Low Time – 64 chips/bit		32		μs

Figure 12. DIO Receive Timing Diagram



Figure 13. DIO Transmit Timing Diagram





Radio Parameters

Table 39. Radio Parameters

Parameter Description	Conditions	Min.	Тур.	Max.	Unit	
RF Frequency Range	Note 18	2.400		2.483	GHz	
Radio Receiver (T = 25°C, V _{CC} = 3.3V, fosc = 13.000 MHz \pm 2 ppm, X13OUT off, 64 chips/bit, Threshold Low = 8, Threshold High = 56, BER \leq 10 ⁻³)						
Sensitivity		-86	-95		dBm	
Maximum Received Signal		-20	-7		dBm	
RSSI value for PWR _{in} > -40 dBm			28–31			
RSSI value for PWR _{in} < -95 dBm			0–10			
Receive Ready ^[19]				35	μs	
Interference Performance						
Co-channel Interference rejection Carrier-to-Interference (C/I)	C = -60 dBm		6		dB	
Adjacent (1 MHz) channel selectivity C/I 1 MHz	C = -60 dBm		-5		dB	
Adjacent (2 MHz) channel selectivity C/I 2 MHz	C = -60 dBm		-33		dB	
Adjacent (\geq 3 MHz) channel selectivity C/I \geq 3 MHz	C = -67 dBm		-45		dB	
Image ^[20] Frequency Interference, C/I Image	C = -67 dBm		-35		dB	
Adjacent (1 MHz) interference to in-band image frequency, C/I image ± 1 MHz	C = -67 dBm		-41		dB	
Out-of-Band Blocking Interference Signal Frequency						
30 MHz–2399 MHz except (FO/N & FO/N±1 MHz) ^[21]	C = -67 dBm		-22		dBm	
2498 MHz–12.75 GHz, except (FO*N & FO*N±1 MHz) ^[21]	C = -67 dBm		-21		dBm	
Intermodulation	C = –64 dBm ∆f = 5,10 MHz		-32		dBm	
Spurious Emission						
30 MHz–1 GHz				-57	dBm	
1 GHz-12.75 GHz except (4.8 GHz-5.0 GHz)				-54	dBm	
4.8 GHz–5.0 GHz				-40 [22]	dBm	
Radio Transmitter (T = 25° C, V _{CC} = 3.3V, fosc = 13.000 MHz ± 2 ppm)						
Maximum RF Transmit Power	PA = 7	-5	-0.4		dBm	
RF Power Control Range			28.6		dB	
RF Power Range Control Step Size	seven steps, monotonic		4.1		dB	
Frequency Deviation	PN Code Pattern 10101010		270		kHz	
Frequency Deviation	PN Code Pattern 11110000		320		kHz	
Zero Crossing Error			±75		ns	
Occupied Bandwidth	100-kHz resolution bandwidth, –6 dBc	500	860		kHz	
Initial Frequency Offset			±50		kHz	
In-band Spurious						
Second Channel Power (±2 MHz)			-45	-30	dBm	
≥ Third Channel Power (≥3 MHz)			-52	-40	dBm	
Non-Harmonically Related Spurs						
30 MHz–12.75 GHz				-54	dBm	
Harmonic Spurs						
Second Harmonic				-28	dBm	
Third Harmonic				-25	dBm	
Fourth and Greater Harmonics				-42	dBm	
Notes 18. Subject to regulation. 19. Max. time after receive enable and the synthesizer has settled before rece 20. Image frequency is +4 MHz from desired channel (2 MHz low IF, high side 21. FO = Tuned Frequency, N = Integer. 22. Antenna matching network and antenna will attenuate the output signal at ocument #: 38-16008 Rev. *E	iver is ready. injection). these frequencies to meet regulatory i	requiremer	its.	Pa	ge 27 of :	



Power Management Timing

Table 40. Power Management Timing (The values below are dependent upon oscillator network component selection)[27]

Parameter	Description	Conditions	Min.	Тур	Max.	Unit
t _{PDN_X13}	Time from PD deassert to X13OUT			2000		μs
t _{SPI_RDY}	Time from oscillator stable to start of SPI transactions		1			μs
t _{PWR_RST}	Power On to RESET deasserted	V _{CC} @ 2.7V	1300			μs
t _{RST}	Minimum RESET asserted pulse width		1			μs
t _{PWR_PD}	Power On to PD deasserted ^[23]		1300			μs
t _{WAKE}	PD deassert to clocks running ^[24]			2000		μs
t _{PD}	Minimum PD asserted pulse width		10			μs
t _{SLEEP}	PD assert to low power mode			50		ns
t _{WAKE_INT}	PD deassert to IRQ ^[25] assert (wake interrupt) ^[26]			2000		μs
t _{STABLE}	PD deassert to clock stable	to within ±10 ppm		2100		μs
t _{STABLE2}	IRQ assert (wake interrupt) to clock stable	to within ±10 ppm		2100		μs

Figure 14. Power On Reset/Reset Timing



Figure 15. Sleep / Wake Timing



Notes

23. The PD pin must be asserted at power up to ensure proper crystal startup.

24. When X13OUT is enabled.

25. Both the polarity and the drive method of the IRQ pin are programmable. See page 10 for more details. Figure 15 illustrates default values for the Configuration register (Reg 0x05, bits 1:0).

26. A wakeup event is triggered when the PD pin is deasserted. Figure 15 illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable register (Reg 0x1C, bit 0=1). 27. Measured with CTS ATXN6077A crystal.



Typical Operating Characteristics















Figure 16. AC Test Loads and Waveforms for Digital Pins



Ordering Information

Part Number	Radio	Package Name	Package Type	Operating Range
CYWUSB6935-48LFXI	Transceiver	48QFN (Punched)	48 Quad Flat Package No Leads Lead-Free	Industrial
CYWUSB6935-48LFXC	Transceiver	48QFN (Punched)	48 Quad Flat Package No Leads Lead-Free	Commercial
CYWUSB6935-48LTXI	Transceiver	48QFN (Sawn)	48 Quad Flat Package No Leads Lead-Free	Industrial
CYWUSB6935-48LTXC	Transceiver	48QFN (Sawn)	48 Quad Flat Package No Leads Lead-Free	Commercial



Package Description



The recommended dimension of the PCB pad size for the E-PAD underneath the QFN is 209 mils x 209 mils (width x length).







- X HATCH AREA IS SOLDERABLE EXPOSED METAL. 1.
- 2. REFERENCE JEDEC#: MD-220
- 3, PACKAGE WEIGHT 0,13g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]

001-53698 **



Document History Page

Documer Documer	Document Title: CYWUSB6935 WirelessUSB™ LR 2.4 GHz DSSS Radio SoC Document Number: 38-16008					
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	207428	TGE	02/27/04	New datasheet		
*A	275349	ZTK	See ECN	Updated REG_DATA_RATE (0x04), 111 - Not Valid Changed AVCC annotation to VCC Removed SOIC package option Corrected Logic Block Diagram – CYWUSB6935, Figure 7 and Figure 8 Updated ordering information section Added Table 1 Internal PA Output Power Step Table Corrected Figure 17 caption Updated Radio Parameters Added commercial temperature operating range in section 10 Updated average transmitter current consumption number		
*В	291015	ZTK	See ECN	Added t _{STABLE2} parameter to Table 40 and Figure 15 Removed Addr 0x01 and 0x02–unused		
*C	335774	TGE	See ECN	Corrected Figure 7 - swap RFIN / RFOUT Corrected REG_CONTROL - bit 1 description Added Section 12.3 - Typical Operating Characteristics		
*D	391311	TGE	See ECN	Added receive ready parameter to Table 39		
*E	2770967	DPT	09/29/09	Added 48QFN package diagram (Sawn) Saw Marketing part number in ordering information.		

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products	
PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-16008 Rev. *E

Revised October 1, 2009

Page 34 of 34

All products and company names mentioned in this document may be the trademarks of their respective holders.