

# Adaptive Video Cable Equalizer

#### **Features**


- Adaptive cable equalization
- SMPTE 259M Compliant
- Supports DVB-ASI at 270 Mbps
- Multi standard operation from 143 Mbps to 360 Mbps
- Maximum cable length adjustment
- Carrier detect and mute functionality
- Equalizer bypass mode
- Seamless connection with HOTLink II<sup>TM</sup> Family and HOTLink<sup>®</sup> Receiver
- Equalizes up to 350m of Belden 1694A and Canare L-5CFB coaxial cable at 270 Mbps
- Low power: 160 mW at 3.3V
- Single 3.3V supply
- 16-pin Quad Flat Pb-free (QFN) package
- 0.18 µm CMOS technology
- Pb-free and RoHS compliant
- Pin compatible to existing QFN equalizer devices
- Uses Cypress CLEANLink<sup>™</sup> technology

## **Functional Description**

The CYV270M0104EQ is an adaptive video cable equalizer designed to equalize and restore signals received over  $75\Omega$  coaxial cable. The equalizer is designed to meet SMPTE 259M data rates and is optimized for performance at 270 Mbps. The CYV270M0104EQ is optimized to equalize up to 350m of Belden 1694A and Canare L-5CFB coaxial cable at 270 Mbps. The CYV270M0104EQ connects seamlessly to the HOTLink II family of transceiver devices and HOTLink receiver devices.

The CYV270M0104EQ has DC restoration to compensate for the DC content of the SMPTE pathological patterns. The maximum cable length adjust (MCLADJ) sets the approximate maximum cable length to equalize. The CYV270M0104EQ's differential serial outputs (SDO, SDO) mute, when the approximate cable length set by MCLADJ is reached and carrier detect (CD) is tied to MUTE. The MUTE pin controls muting of the equalizer outputs.

Power consumption is typically 160 mW at 3.3V.




Cypress Semiconductor Corporation
Document Number: 001-12875 Rev. \*\*

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600



## **Equalizer Block Diagram**



#### **Pinouts**

Figure 1. Pin Diagram - 16 Pin QFN (Top View)






Table 1. Pin Descriptions - CYV270M0104EQ Adaptive Video Cable Equalizer

Control Signals			
MUTE	LVTTL Input	<b>Mute.</b> When the MUTE pin is set LOW, the equalizer's differential serial outputs are not muted.	
		When the MUTE pin is set HIGH, the equalizer's differential serial outputs are muted. The BYPASS setting is ignored when MUTE is HIGH.	
		Connecting $\overline{\text{CD}}$ to the MUTE pin enables automatic muting of the equalizer when the signal is lost.	
		Do not leave an unused MUTE pin floating. Always drive it to a known state.	
CD	LVTTL Output	Carrier Detect. When the incoming data stream is present and maximum cable length set by MCLADJ is not exceeded, CD outputs a voltage less than 0.8V.	
		When the incoming data stream is not present or maximum cable length set by MCLADJ is exceeded, CD outputs a voltage greater than 2.8V.	
		Connecting $\overline{\text{CD}}$ to the MUTE pin enables automatic muting of the equalizer when the signal is lost.	
MCLADJ	Analog Input	<b>Maximum Cable Length Adjust.</b> The maximum cable length to equalize is set by the voltage applied to the MCLADJ input. When the maximum cable length set by MCLADJ is reached, the CD indicator deasserts.	
		If MCLADJ functionality is not required, then this pin should be left floating or tied to ground to allow maximum equalized cable length.	
BYPASS	LVTTL Input	<b>Equalizer Bypass.</b> When BYPASS is set HIGH, the signal presented at the equalizer's differential serial inputs (SDI, SDI) is routed to the equalizer's differential serial outputs (SDO, SDO) without performing equalization.	
		When BYPASS is set LOW, the incoming video data stream is equalized and presented at the equalizer's serial differential outputs (SDO, SDO).	
		When MUTE is set HIGH, the BYPASS setting is ignored and the serial outputs are muted.	
AGC, AGC	Analog	<b>Automatic Gain Control.</b> Place a 1 μF capacitor between the AGC and $\overline{\text{AGC}}$ pins.	
SDO, SDO	Differential Output	Differential Serial Outputs. The equalized serial video data stream is presented at t SDO/SDO differential serial CML output.	
SDI, SDI	Differential Input	<b>Differential Serial Inputs.</b> SDI/ $\overline{\text{SDI}}$ accepts either a single-ended or differential serial video data stream over 75 $\Omega$ coaxial cable.	
Power			
VCC	Power	Power Supply for Device. Connect to +3.3V DC.	
GND	Gnd	Connect to Ground.	
Center Pad	_	Connect to PCB Ground for Maximum Thermal Dissipation.	



#### **Equalizer Operation**

The CYV270M0104EQ is an adaptive video cable equalizer that equalizes standard definition (SD) serial digital interface (SDI) video data streams. The CYV270M0104EQ equalizer is optimized to equalize up to 350m of Belden 1694A and Canare L-5CFB cable at 270 Mbps. The device contains one power supply and typically consumes 160 mW power at 3.3V. The adaptive equalizer meets the SMPTE 259M and DVB-ASI video standards. It meets all pathological requirements for SMPTE 259M as defined by RP178. The CYV270M0104EQ Video Cable Equalizer is auto adaptive from 143 Mbps to 360 Mbps.

The CYV270M0104EQ equalizer has multiple variable gain equalization stages that reverse the effects of the cable. This equalization is achieved by separate regulation of the lower and higher frequency components in the signal to give a clean output eye diagram. The CYV270M0104EQ has DC restoration for compensating the DC content of the SMPTE pathological patterns.

## SDI, SDI

CYV270M0104EQ accepts single-ended or differential serial video data streams over  $75\Omega$  coaxial cable. It is recommended to AC couple the SDI and SDI inputs because they are internally biased to 1.2V.

## SDO, SDO

The CYV270M0104EQ has differential serial output interface drivers that use Current Mode Logic (CML) drivers to provide source matching for the transmission line. These outputs are either AC coupled or DC coupled to HOTLink II receivers.

#### **MCLADJ**

Maximum Cable Length Adjust (MCLADJ) sets the approximate maximum amount of cable to equalize. When the maximum cable length set by MCLADJ is reached, the CD pin deasserts. To enable automatic muting of the device when the signal is lost, tie CD directly to MUTE.

The graph in Figure 2 on page 7 illustrates the voltage required at MCLADJ input to equalize various Belden 1694A cables. The same graph applies for Canare L-5CFB cables. If MCLADJ functionality is not required, this pin should be left floating or tied to ground to allow maximum equalized cable length.

#### MUTE

MUTE is an input pin that controls the muting of the equalizer's output.

If MUTE is set LOW, then the equalizer serial outputs are not muted. If MUTE is set HIGH, then the equalizer serial outputs are muted. When MUTE is active, the BYPASS setting is also ignored.

Connecting  $\overline{\text{CD}}$  to MUTE enables automatic muting of the equalizer when the signal is lost.

Do not leave the MUTE pin floating. Always drive it to a known state.

## **Carrier Detect (CD)**

Carrier Detect is an active LOW output pin that indicates the presence of a valid incoming data signal. When the incoming data signal is present and maximum cable length does not exceed the length that is set by MCLADJ, CD outputs a voltage less than 0.8V.

When the incoming data stream is not present or maximum cable length exceeds the length that is set by MCLADJ, CD outputs a voltage greater than 2.8V.

Connecting CD to MUTE enables automatic muting of the equalizer when the signal is lost.

#### **BYPASS**

The CYV270M0104EQ has a bypass mode that enables the user to bypass the equalizer's equalization and DC restoration functions. When BYPASS is set HIGH, the <u>signal</u> presented at the equalizer's differential serial inputs (SDI, <u>SDI</u>) is routed to the equalizer's differential serial outputs (SDO, SDO) without equalizing.

When BYPASS is set LOW, the incoming video data stream is equalized and <u>presented</u> at the equalizer's differential serial outputs (SDO, SDO).

#### **AGC**

Place a 1  $\mu\text{F}$  capacitor between the AGC and  $\overline{\text{AGC}}$  pins of the CYV270M0104EQ equalizer.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Latch Up Current ...... > 200 mA

#### **Power Up Requirements**

The CYV270M0104EQ contains one power supply. The voltage on any input or IO pin must not exceed the power pin during power up.

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	0°C to +70°C	+3.3V ±5%		

#### **DC Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage <sup>[1]</sup>	_	3.135	3.3	3.465	V
$P_{D}$	Power Consumption <sup>[2]</sup>	_	125	160	190	mW
I <sub>S</sub>	Supply Current <sup>[1]</sup>	_	38	48	60	mA
V <sub>CMOUT</sub>	Output Common Mode Voltage <sup>[1]</sup>	Load = $50\Omega$	_	$V_{CC} - \Delta V_{SDO}/2 = 2.9$	_	V
V <sub>CMIN</sub>	Input Common Mode Voltage <sup>[1]</sup> (Bypass = High)	_	1		1.4	V
	Input Common Mode Voltage <sup>[1]</sup> (Bypass = Low)	_	0		2.9	V
_	Floating MCLADJ DC Voltage <sup>[1]</sup>	_		1.3		V
– MCLADJ Range <sup>[3]</sup>		_	0.4	0.72	1.02	V
V <sub>CD(OH)</sub>	CD Output Voltage <sup>[1]</sup>	Carrier Not Present	2.8	_	_	V
V <sub>CD(OL)</sub>	]	Carrier Present	_	_	0.8	V
V <sub>MUTE</sub>	MUTE Input Voltage Required to Force Outputs to Mute <sup>[1]</sup>	Min to Mute	2.5		_	V
V <sub>MUTE</sub>	MUTE Input Voltage Required to Force Active <sup>[1]</sup>	Max to Activate	_	-	1	V

#### Notes

- 1. Production test.
- 2. Calculated results from production test.
- Not tested. Based on characterization.



## **AC Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Тур	Max	Unit	
_	Serial Input Data Rate <sup>[1]</sup>	_	143	_	360	Mbps	
V <sub>SDI</sub>	Input Voltage Swing	Single-ended, at the transmitter, SD data rate	500 <sup>[5]</sup>		1200	mV	
$\Delta V_{SDO}$	Output Voltage Swing <sup>[1]</sup>	Differential <sub>p-p</sub> , 50 $\Omega$ load	450	700	950	mV	
_	Output Jitter for Various Cable Lengths and Data Rates	270 Mbps Belden 1694A: 0-350m Canare L-5CFB: 0-350m 800 mV transmit amplitude Equalizer pathological pattern	-	0.2 <sup>[1]</sup>	_	UI	
-	Output Rise/Fall Time <sup>[3, 4]</sup>	20% - 80%	80	120	350	ps	
-	Mismatch in Rise/Fall Time <sup>[3, 4]</sup>	_	-	_	30	ps	
-	Duty Cycle Distortion <sup>[3, 4]</sup>	SD color bar pattern	-	0.03	-	UI	
- Overshoot <sup>[3, 4]</sup>		-	_	_	10	%	
_	Input Return Loss <sup>[3]</sup>	-	-15	_	_	dB	
_	Input Resistance <sup>[3, 4]</sup>	Single-ended	_	2.5	_	kΩ	
_	Input Capacitance <sup>[3, 4]</sup>	Single-ended	_	1	_	pF	
_	Output Resistance <sup>[3, 4]</sup>	Single-ended	_	50	-	Ω	


Notes
4. Not tested. Guaranteed by design simulations.
5. Based on characterization across temperature and voltage with 350m of Belden 1694A and Canare L-5CFB cable, transmitting SMPTE Equalizer Pathological Test Pattern.



## **Typical Performance Graphs**


(Unless otherwise stated,  $V_{CC} = 3.3V$ ,  $T_A = 25$ °C)

Figure 2. MCLADJ Input Voltage vs Belden 1694A Cable Length at SD-SDI Data Rate



## **Typical Application Circuit**

Figure 3. Interfacing CYV270M0104EQ to the HOTLink II SerDes






## **Ordering Information**

Ordering Code	Package Marking	Package Name	Package Type	Operating Range
CYV270M0104EQ-LXC	CY01EQ	LY16A	Pb-free 16-Pin QFN	0 to 70°C

## **Package Dimension**

Figure 4. 16-Pin QFN (4x4 mm) Package LY16A



DIMENSION IN mm

MIN. MAX.

REFERENCE JEDEC MO-220 PKG. WEIGHT 0.04gms

PART #			
LF16A	STANDARD PKG.		
LY16A	LEAD FREE PKG.		

001-04468-\*A



#### **Document History Page**

Document Title: CYV270M0104EQ Adaptive Video Cable Equalizer Document Number: 001-12875							
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE			
**	1396423	SEE ECN	UKK/AESA	New datasheet			

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12875 Rev. \*\*

Revised October 25, 2007

Page 9 of 9

PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I²C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips. HOTLink is a registered trademark and HOTLink II and CLEANLink are trademarks of Cypress Semiconductor. All other trademarks or registered trademarks referenced herein are property of the respective corporations. All products and company names mentioned in this document may be the trademarks of their respective holders.