

72-Mbit (2 M × 36) Pipelined DCD Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grade is 250 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double cycle deselect)
- Depth expansion without wait state
- 3.3 V core power supply (V_{DD})
- 2.5 V and 3.3 V I/O operation
- Fast clock to output times

 □ 3.0 ns (for 250 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- CY7C1484BV33 available in Pb-free 165-ball FBGA package
- IEEE 1149.1 JTAG compatible boundary scan
- "ZZ" sleep mode option

Functional Description

The CY7C1484BV33 SRAM integrates 2 M × 36 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered Clock Input (CLK). The synchronous inputs include <u>all</u> addresses, all data inputs, address pipelining <u>Chip</u> Enable ($\overline{CE_1}$), depth expansion <u>Chip</u> Enables ($\overline{CE_2}$ and $\overline{CE_3}$), <u>Burst</u> Control inputs (\overline{ADSC} , ADSP, <u>and</u> ADV), Write Enables ($\overline{BW_X}$, and \overline{BWE}), and Global <u>Write</u> (\overline{GW}). Asynchronous inputs include the Output Enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see Pin Definitions on page 5 and Truth Table on page 8 for more information). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register, which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.


The CY7C1484BV33 operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or a +2.5 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.

Selection Guide

Description	250 MHz	Unit
Maximum Access Time	3.0	ns
Maximum Operating Current	500	mA
Maximum CMOS Standby Current	120	mA



Logic Block Diagram - CY7C1484BV33





Contents

Pin Configurations	4
Pin Definitions	5
Functional Overview	
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	6
Burst Sequences	
Sleep Mode	7
Interleaved Burst Address Table	
(MODE = Floating or V _{DD})	7
Linear Burst Address Table (MODE = GND)	7
ZZ Mode Electrical Characteristics	7
Truth Table	
Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	10
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	13
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	15

TAP DC Electrical Characteristics and	
Operating Conditions	15
Identification Register Definitions	16
Scan Register Sizes	16
Identification Codes	16
Boundary Scan Exit Order	17
Maximum Ratings	18
Operating Range	18
Electrical Characteristics	18
Capacitance	
Thermal Resistance	19
AC Test Loads and Waveforms	20
Switching Characteristics	21
Switching Waveforms	22
Ordering Information	
Ordering Code Definitions	26
Package Diagrams	27
Acronyms	28
Document Conventions	28
Units of Measure	28
Document History Page	
Sales, Solutions, and Legal Information	30
Worldwide Sales and Design Support	30
Products	30
PSoC Solutions	30



Pin Configurations

Figure 1. 165-ball FBGA (15 × 17 × 1.4 mm) pinout

CY7C1484BV33 (2 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ ₁	BW _C	BW _B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE ₂	\overline{BW}_D	\overline{BW}_A	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQPB
D	DQ _C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ _C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	DQP _A
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Pin Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. A1:A0 are fed to the 2-bit counter.
BW _A , BW _B BW _C , BW _D	Input- Synchronous	Byte Write Select Inputs, Active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW _X and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input. Capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select or deselect the device. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select or deselect the device. $\overline{\text{CE}_2}$ is sampled only when a new external address is loaded.
CE₃	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select or deselect the device. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "Sleep" Input, Active HIGH . When asserted HIGH, places the device in a non time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQPs	I/O- Synchronous	Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V_{DD}	Power Supply	Power Supply Inputs to the Core of the Device.
V_{SS}	Ground	Ground for the Core of the Device.
V_{DDQ}	I/O Power Supply	Power Supply for the I/O Circuitry.
MODE	Input- Static	Selects Burst Order . When tied to GND, selects linear burst sequence. When tied to V_{DD} or left floating, selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up.
TDO	JTAG Serial Output Synchronous	Serial Data-Out to the JTAG Circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected.



Pin Definitions (continued)

Pin Name	I/O	Description
TDI		Serial Data-In to the JTAG Circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} .
TMS		Serial Data-in to the JTAG Circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} .
TCK	JTAG Clock	Clock Input to the JTAG Circuitry. If the JTAG feature is not used, this pin must be connected to V_{SS} .
NC		No Connects . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1484BV33 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable and is determined by sampling the MODE input. Accesses are initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (\overline{BWE}) and Byte Write Select $(\overline{BW_X})$ inputs. A Global Write Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Synchronous Chip Selects \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 , and an asynchronous Output Enable (\overline{OE}) provide easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE1 is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within $t_{\rm CO}$ if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the $\overline{\rm OE}$ signal controls the outputs. Consecutive single read cycles are supported.

The CY7C1484BV33 is a double cycle deselect part. After the SRAM is deselected at clock rise by the chip select and either

ADSP or ADSC signals, its output tri-states immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated when both the following conditions are satisfied at clock rise: (1) $\overline{\text{ADSP}}$ is asserted LOW and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BW}}_{\text{X}}$) and $\overline{\text{ADV}}$ inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ triggered write accesses require two clock cycles to complete. If $\overline{\text{GW}}$ is asserted LOW on the second clock rise, the data presented to the DQx inputs is written into the corresponding address location in the memory core. If $\overline{\text{GW}}$ is HIGH, then the $\overline{\text{BWE}}$ and $\overline{\text{BW}}_{\text{X}}$ signals control the write operation. The CY7C1484BV33 provides byte write capability that is described in the Truth Table on page 8. Asserting the Byte Write Enable input (BWE) with the selected byte write input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations.

Because the CY7C1484BV33 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so tri-states the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BW}_\chi}$) are asserted active to conduct a write to the desired bytes. $\overline{\text{ADSC}}$ triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The $\overline{\text{ADV}}$ input is ignored during this cycle. If a global write is conducted, the data presented to the $\overline{\text{DQ}_\chi}$ is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations.



Because the CY7C1484BV33 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ_X inputs. Doing so tri-states the output drivers. As a safety precaution, DQ_X are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1484BV33 provides a 2-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting $\overline{\text{ADV}}$ LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode. CEs, ADSP, and

 $\overline{\text{ADSC}}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

Linear Burst Address Table (MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I_{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	120	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2 V	2t _{CYC}	-	ns
t_{ZZI}	ZZ Active to sleep current	This parameter is sampled	-	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns

Document Number: 001-75351 Rev. *A Page 7 of 30



Truth Table

The truth table for CY7C1484BV33 follows. [1, 2, 3, 4, 5]

Operation	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	Н	L	Х	Х	Χ	L–H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Χ	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Χ	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write Cycle, Suspend Burst	Current	Н	Х	Χ	L	Х	Н	Н	L	Χ	L–H	D

Notes

Document Number: 001-75351 Rev. *A

^{1.} X = Don't Care, H = Logic HIGH, L = Logic LOW.
2. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.
3. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
4. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes can occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to enable the outputs to tri-state. OE is a don't care for the remainder of the write cycle.

^{5.} \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked inte<u>rnally</u> during write cycles. During a read cycle all data bits are tri-state when \overline{OE} is inactive or when the device is deselected, and all data bits behave as output when \overline{OE} is active (LOW).



Truth Table for Read/Write

The read/write truth table for CY7C1484BV33 and follows. $^{[6,\ 7]}$

Function (CY7C1484BV33)	GW	BWE	BW _D	BW _C	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Notes

^{6.} The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
7. Table includes only a partial listing of the byte write combinations. Any combination of BW_X is valid. Appropriate write is based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1484BV33 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1484BV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW (V_{SS}) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. During power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. it is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 12. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball serially clocks data-out from the registers. Whether the output is active depends on the current state of the TAP state machine (see Identification Codes on page 16). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

Perform a RESET by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

During power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO balls to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls, as shown in the TAP Controller Block Diagram on page 13. During power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single bit register that is placed between the TDI and TDO balls. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The x36 configuration has a 73-bit long register and the x18 configuration has a 54-bit long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller moves to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the I/O ring.

The Boundary Scan Exit Order on page 17 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 16.

TAP Instruction Set

Overview

Eight different instructions are possible with the 3-bit instruction register. All combinations are listed in Identification Codes on page 16. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail in this section.



The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction that is executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction is loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

IDCODE

The IDCODE instruction loads a vendor specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO balls and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock only operates at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (t_{CS} plus t_{CH}).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.




TAP Controller Block Diagram



TAP Timing

Figure 2. TAP Timing





TAP AC Switching Characteristics

Over the Operating Range

Parameter [8, 9]	Description	Min	Max	Unit
Clock		<u> </u>		
t _{TCYC}	TCK Clock Cycle Time	50	-	ns
t _{TF}	TCK Clock Frequency	_	20	MHz
t _{TH}	TCK Clock HIGH Time	20	_	ns
t _{TL}	TCK Clock LOW Time	20	-	ns
Output Times				
t _{TDOV}	TCK Clock LOW to TDO Valid	_	10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0	-	ns
Setup Times				
t _{TMSS}	TMS Setup to TCK Clock Rise	5	_	ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5	_	ns
t _{CS}	Capture Setup to TCK Rise	5	_	ns
Hold Times		<u> </u>	•	•
t _{TMSH}	TMS hold after TCK Clock Rise	5	-	ns
t _{TDIH}	TDI Hold after Clock Rise	5	_	ns
t _{CH}	Capture Hold after Clock Rise	5	_	ns

Notes


t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
 Test conditions are specified using the load in TAP AC Test Conditions. t_R/t_F = 1 ns.



3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.135 V to 3.6 V unless otherwise noted)

Parameter [11]	Description	Tes	t Conditions	Min	Max	Unit
V _{OH1}	Output HIGH Voltage	I_{OH} = -4.0 mA, V_{DE}	I _{OH} = -4.0 mA, V _{DDQ} = 3.3 V		-	V
		$I_{OH} = -1.0 \text{ mA}, V_{DE}$	_{OQ} = 2.5 V	2.0	_	V
V _{OH2}	Output HIGH Voltage	I _{OH} = –100 μA	V _{DDQ} = 3.3 V	2.9	-	V
			$V_{DDQ} = 2.5 V$	2.1	_	V
V _{OL1}	Output LOW Voltage	I_{OL} = 8.0 mA, V_{DDC}	₂ = 3.3 V	_	0.4	V
		I_{OL} = 1.0 mA, V_{DDC}	I_{OL} = 1.0 mA, V_{DDQ} = 2.5 V		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	_	0.2	V
			$V_{DDQ} = 2.5 V$	_	0.2	V
V _{IH}	Input HIGH Voltage	V _{DDQ} = 3.3 V	V _{DDQ} = 3.3 V		V _{DD} + 0.3	V
		$V_{DDQ} = 2.5 V$	V _{DDQ} = 2.5 V		V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage	V _{DDQ} = 3.3 V	V _{DDQ} = 3.3 V		0.7	V
		V _{DDQ} = 2.5 V	V _{DDQ} = 2.5 V		0.7	V
I _X	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$	$GND \le V_{IN} \le V_{DDQ}$		5	μΑ

^{11.} All voltages refer to Vss (GND).



Identification Register Definitions

Bit# 24 is "1" in the ID Register definitions for both 2.5 V and 3.3 V versions of the device.

Instruction Field	CY7C1484BV33 (2 M × 36)	Description	
Revision Number (31:29)	000	Describes the version number	
Device Depth (28:24)	01011	Reserved for internal use	
Architecture/Memory Type(23:18)	000110	Defines memory type and architecture	
Bus Width/Density (17:12)	100100	Defines width and density	
Cypress JEDEC ID Code (11:1)	00000110100	Enables unique identification of SRAM vendor	
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register	

Scan Register Sizes

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary Scan Order – 165-ball FBGA	73

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Document Number: 001-75351 Rev. *A Page 16 of 30



Boundary Scan Exit Order

(2 M × 36)

Bit #	165-Ball ID	
1	C1	
2	D1	
3	E1	
4	D2	
5	E2	
6	F1	
7	G1	
8	F2	
9	G2	
10	J1	
11	K1	
12	L1	
13	J2	
14	M1	
15	N1	
16	K2	
17	L2	
18	M2	
19	R1	
20	R2	

Bit#	165-Ball ID	
21	R3	
22	P2	
23	R4	
24	P6	
25	R6	
26	N6	
27	P11	
28	R8	
29	P3	
30	P4	
31	P8	
32	P9	
33	P10	
34	R9	
35	R10	
36	R11	
37	N11	
38	M11	
39	L11	
40	M10	

Bit#	165-Ball ID	
41	L10	
42	K11	
43	J11	
44	K10	
45	J10	
46	H11	
47	G11	
48	F11	
49	E11	
50	D10	
51	D11	
52	C11	
53	G10	
54	F10	
55	E10	
56	A10	
57	B10	
58	A9	
59	B9	
60	A8	

Bit #	165-Ball ID	
61	B8	
62	A7	
63	B7	
64	B6	
65	A6	
66	B5	
67	A5	
68	A4	
69	B4	
70	В3	
71	A3	
72	A2	
73	B2	



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Supply Voltage on V_{DD} Relative to GND-0.5 V to +4.6 V

Supply Voltage on V_{DDQ} Relative to GND -0.5~V to $+V_{DD}$ DC Voltage Applied to Outputs

in Tri-State-0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	–0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C		2.5 V – 5% to
Industrial	–40 °C to +85 °C	+ 10%	V_{DD}

Electrical Characteristics

Over the Operating Range

Parameter [12, 13]	Description	Test Conditions		Min	Max	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V _{DDQ} I/O Supply Voltage		For 3.3 V I/O		3.135	V_{DD}	V
		For 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	For 3.3 V I/O, I _{OH} = -4.0 mA		2.4	_	V
		For 2.5 V I/O, I _{OH} = -1.0 mA		2.0	_	V
V _{OL}	Output LOW Voltage	For 3.3 V I/O, I _{OL} = 8.0 mA		1	0.4	V
		For 2.5 V I/O, I _{OL} = 1.0 mA		-	0.4	V
V _{IH}	Input HIGH Voltage [12]	For 3.3 V I/O		2.0	V _{DD} + 0.3 V	V
		For 2.5 V I/O		1.7	V _{DD} + 0.3 V	V
V_{IL}	Input LOW Voltage [12]	For 3.3 V I/O		-0.3	0.8	V
		For 2.5 V I/O		-0.3	0.7	V
I _X	Input Leakage Current Except ZZ and MODE	$GND \le V_1 \le V_{DDQ}$		– 5	5	μА
	Input Current of MODE	Input = V _{SS}		-30	-	μΑ
		Input = V _{DD}		-	5	μΑ
	Input Current of ZZ	Input = V _{SS}		- 5	_	μΑ
		Input = V _{DD}		-	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	ed	- 5	5	μΑ
I _{DD} ^[14]	V _{DD} Operating Supply Current	V_{DD} = Max., I_{OUT} = 0 mA, $f = f_{MAX}$ = 1/ t_{CYC} 4 ns cycle, 250 MHz		_	500	mA
I _{SB1}	Automatic CE Power Down Current – TTL Inputs	$\begin{array}{l} V_{DD} = \text{Max, Device Deselected,} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL} \\ f = f_{MAX} = 1/t_{CYC} \end{array} \hspace{0.2cm} \begin{array}{l} 4 \text{ ns cycle,} \\ 250 \text{ MHz} \end{array}$		_	245	mA
I _{SB2}	Automatic CE Power Down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$, 250 MHz		-	120	mA

^{12.} Overshoot: $V_{IH(AC)} < V_{DD}$ +1.5 V (pulse width less than $t_{CYC}/2$). Undershoot: $V_{IL(AC)} > -2$ V (pulse width less than $t_{CYC}/2$). 13. Power up: assumes a linear ramp from 0 V to $V_{DD(minimum)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 14. The operation current is calculated with 50% read cycle and 50% write cycle.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [12, 13]	Description	Test Conditions		Min	Max	Unit
303	Automatic CE Power Down Current – CMOS Inputs	$\begin{aligned} &V_{DD} = \text{Max, Device Deselected,} \\ &V_{IN} \leq 0.3 \text{ V or } V_{IN} \geq V_{DDQ} - 0.3 \text{ V,} \\ &f = f_{MAX} = 1/t_{CYC} \end{aligned}$		-	245	mA
I _{SB4}	Automatic CE Power Down Current – TTL Inputs	, ,	4 ns cycle, 250 MHz	1	135	mA

Capacitance

Parameter [15]	Description	Test Conditions	165-ballFBGA Package	Unit
C _{ADDRESS}	Address Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = 3.3 \text{V}, V_{DDQ} = 2.5 \text{V}$	6	pF
C _{DATA}	Data Input Capacitance		5	pF
C _{CTRL}	Control Input Capacitance		8	pF
C _{CLK}	Clock Input Capacitance		6	pF
C _{IO}	Input/Output Capacitance		5	pF

Thermal Resistance

Parameter [15]	Description	Test Conditions	165-ball FBGA Package	Unit
U/A		Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51.	2.1	°C/W

Document Number: 001-75351 Rev. *A


Note15. Tested initially and after any design or process change that may affect these parameters.




AC Test Loads and Waveforms


Figure 3. AC Test Loads and Waveforms


3.3 V I/O Test Load





2.5 V I/O Test Load







Switching Characteristics

Over the Operating Range

Parameter [16, 17]	Post total	250	250 MHz		
Parameter [10, 11]	Description	Min	Max	Unit	
t _{POWER}	V _{DD} (typical) to the First Access ^[18]	1	_	ms	
Clock		1			
t _{CYC}	Clock Cycle Time	4	_	ns	
t _{CH}	Clock HIGH	2.0	_	ns	
t _{CL}	Clock LOW	2.0	_	ns	
Output Times		<u>, </u>			
t _{CO}	Data Output Valid After CLK Rise	_	3.0	ns	
t _{DOH}	Data Output Hold After CLK Rise	1.3	_	ns	
t _{CLZ}	Clock to Low Z [19, 20, 21]	1.3	_	ns	
t _{CHZ}	Clock to High Z [19, 20, 21]	_	3.0	ns	
t _{OEV}	OE LOW to Output Valid	_	3.0	ns	
t _{OELZ}	OE LOW to Output Low Z [19, 20, 21]	0	_	ns	
t _{OEHZ}	OE HIGH to Output High Z [19, 20, 21]	_	3.0	ns	
Setup Times		1			
t _{AS}	Address Setup Before CLK Rise	1.4	_	ns	
t _{ADS}	ADSC, ADSP Setup Before CLK Rise	1.4	_	ns	
t _{ADVS}	ADV Setup Before CLK Rise	1.4	_	ns	
t _{WES}	GW, BWE, BW _X Setup Before CLK Rise	1.4	_	ns	
t _{DS}	Data Input Setup Before CLK Rise	1.4	_	ns	
t _{CES}	Chip Enable Setup Before CLK Rise	1.4	_	ns	
Hold Times		<u>, </u>			
t _{AH}	Address Hold After CLK Rise	0.4	_	ns	
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.4	-	ns	
t _{ADVH}	ADV Hold After CLK Rise	0.4	_	ns	
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.4	-	ns	
t _{DH}	Data Input Hold After CLK Rise	0.4	_	ns	
t _{CEH}	Chip Enable Hold After CLK Rise	0.4	_	ns	

Notes

^{16.} Timing reference level is 1.5 V when $V_{\rm DDQ}$ = 3.3 V and is 1.25 V when $V_{\rm DDQ}$ = 2.5 V. 17. Test conditions shown in (a) of Figure 3 on page 20 unless otherwise noted.

^{18.} This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.

19. t_{CHZ}, t_{CLZ},t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 3 on page 20. Transition is measured ±200 mV from steady-state voltage.


20. At any supplied voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.

^{21.} This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 4. Read Cycle Timing [22]




Note 22. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW, or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 5. Write Cycle Timing [23, 24]




^{23.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW, or \overline{CE}_3 is HIGH. 24. Full width write is initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW, and \overline{BW}_X LOW.



Switching Waveforms (continued)

Figure 6. Read/Write Cycle Timing [25, 26, 27]




^{25.} On this diagram, when $\overline{\text{CE}}$ is LOW: $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH, and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH: $\overline{\text{CE}}_1$ is HIGH, $\overline{\text{CE}}_2$ is LOW, or $\overline{\text{CE}}_3$ is HIGH. 26. The data bus (Q) remains in High Z following a write cycle unless a new read access is initiated by $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$. 27. GW is HIGH.



Switching Waveforms (continued)

Figure 7. ZZ Mode Timing $^{[28, 29]}$



Notes

^{28.} Device must be deselected when entering ZZ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device. 29. DQs are in High Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram		Operating Range
250	CY7C1484BV33-250BZXC	51-85165	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	Commercial

Ordering Code Definitions







Package Diagrams

Figure 8. 165-ball FBGA (15 × 17 × 1.40 mm) (0.45 Ball Diameter) Package Outline, 51-85165

NOTES: SOLDER PAD TYPE: SOLDER MASK DEFINED (SMD) PACKAGE WEIGHT: 0.60g JEDEC REFERENCE: MO-216 / ISSUE E PACKAGE CODES: BB0AA / BW0AG





51-85165 *D



Acronyms

Acronym	Description
CE	chip enable
CMOS	complementary metal-oxide-semiconductor
EIA	electronic industries alliance
FBGA	fine-pitch ball grid array
I/O	input/output
JEDEC	joint electron devices engineering council
JTAG	joint test action group
LSB	least significant bit
MSB	most significant bit
OE	output enable
SRAM	static random access memory
TAP	test access port
TCK	test clock
TDI	test data-in
TDO	test data-out
TMS	test mode select
TTL	transistor-transistor logic

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	icroampere	
mA	milliampere	
mm	millimeter	
ms	millisecond	
mV	millivolt	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



Document History Page

Document Title: CY7C1484BV33, 72-Mbit (2 M × 36) Pipelined DCD Sync SRAM Document Number: 001-75351					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	3478707	01/17/2012	GOPA	New data sheet.	
*A	3508646	01/25/2012	GOPA	Changed status from Preliminary to Final.	

Document Number: 001-75351 Rev. *A



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc
cypress.com/go/plc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.