

### CY7C1480BV33 CY7C1482BV33, CY7C1486BV33

## 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM

#### **Features**

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3V core power supply
- 2.5V/3.3V IO operation
- Fast clock-to-output times
  □ 3.0 ns (for 250 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup>
  Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1480BV33, CY7C1482BV33 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package. CY7C1486BV33 available in Pb-free and non-Pb-free 209-ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep Mode option

### **Functional Description**

The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 SRAM integrates 2M x 36/4M x 18/1M x 72 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), Burst Control inputs ( $\overline{\text{ADSC}}$ , ADSP, and  $\overline{\text{ADV}}$ ), Write Enables ( $\overline{\text{BW}}_X$ , and  $\overline{\text{BWE}}$ ), and Global Write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of the clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses may be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see sections Pin Definitions on page 7 and Truth Table on page 10 for further details). Write cycles can be one to two or <u>four</u> bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible. For best practices recommendations, refer to the Cypress application note AN1064 "SRAM System Guidelines".

#### Selection Guide

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	3.0	3.0	3.4	ns
Maximum Operating Current	500	500	450	mA
Maximum CMOS Standby Current	120	120	120	mA

Cypress Semiconductor Corporation

Document #: 001-15145 Rev. \*A


San Jose, CA 95134-1709

408-943-2600


Revised March 05, 2008



### Logic Block Diagram - CY7C1480BV33 (2M x 36)




### Logic Block Diagram - CY7C1482BV33 (4M x 18)





### Logic Block Diagram - CY7C1486BV33 (1M x 72)






### **Pin Configurations**

Figure 1. CY7C1480BV33 100-Pin TQFP Pinout

Figure 2. CY7C1482BV33 100-Pin TQFP Pinout





### Pin Configurations (continued)

### 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1480BV33 (2M x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ <sub>1</sub>	BW <sub>C</sub>	$\overline{BW}_B$	Œ <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	$\overline{BW}_D$	$\overline{BW}_A$	CLK	GW	OE	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	$DQP_B$
D	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{DDQ}$	NC	$DQP_A$
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

### CY7C1482BV33 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ <sub>1</sub>	$\overline{BW}_B$	NC	CE <sub>3</sub>	BWE	ADSC	ADV	Α	Α
В	NC/144M	Α	CE2	NC	$\overline{BW}_A$	CLK	GW	OE	ADSP	Α	NC/576M
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	$DQP_A$
D	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
E	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
F	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
G	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
K	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
L	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
M	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
N	DQP <sub>B</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	А
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



### Pin Configurations (continued)

# 209-Ball FBGA (14 x 22 x 1.76 mm) Pinout CY7C1486BV33 (1M × 72)

	1	2	3	4	5	6	7	8	9	10	11
Α	$DQ_G$	$DQ_G$	Α	CE <sub>2</sub>	ADSP	ADSC	ADV	CE <sub>3</sub>	Α	DQ <sub>B</sub>	DQ <sub>B</sub>
В	$DQ_G$	$DQ_G$	BWS <sub>C</sub>	BWS <sub>G</sub>	NC/288M	BWE	А	BWS <sub>B</sub>	BWS <sub>F</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
С	$DQ_G$	$DQ_G$	BWS <sub>H</sub>	BWS <sub>D</sub>	NC/144M	Œ <sub>1</sub>	NC/576M	BWS <sub>E</sub>	BWS <sub>A</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
D	$DQ_G$	$DQ_G$	V <sub>SS</sub>	NC	NC/1G	OE	GW	NC	V <sub>SS</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
E	DQP <sub>G</sub>	DQP <sub>C</sub>	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQP <sub>F</sub>	DQPB
F	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>
G	$DQ_C$	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	$DQ_F$	$DQ_F$
Н	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	DQ <sub>F</sub>	DQ <sub>F</sub>
J	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQ <sub>F</sub>	DQ <sub>F</sub>
K	NC	NC	CLK	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC	NC
L	DQ <sub>H</sub>	DQ <sub>H</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQ <sub>A</sub>	DQA
М	DQ <sub>H</sub>	DQ <sub>H</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	DQ <sub>A</sub>	$DQ_A$
N	DQ <sub>H</sub>	DQ <sub>H</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	DQ <sub>A</sub>	$DQ_A$
Р	DQ <sub>H</sub>	DQ <sub>H</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	ZZ	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
R	DQP <sub>D</sub>	DQP <sub>H</sub>	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{DD}$	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQP <sub>A</sub>	DQP <sub>E</sub>
T	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>SS</sub>	NC	NC	MODE	NC	NC	V <sub>SS</sub>	DQ <sub>E</sub>	DQ <sub>E</sub>
U	DQ <sub>D</sub>	$DQ_D$	Α	Α	Α	Α	Α	Α	Α	DQ <sub>E</sub>	DQ <sub>E</sub>
V	DQ <sub>D</sub>	$DQ_D$	Α	Α	Α	A1	Α	Α	Α	DQ <sub>E</sub>	DQ <sub>E</sub>
W	DQ <sub>D</sub>	DQ <sub>D</sub>	TMS	TDI	А	A0	Α	TDO	TCK	DQ <sub>E</sub>	DQ <sub>E</sub>



### **Pin Definitions**

Pin Name	Ю	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{\text{CE}}_1$ , $\overline{\text{CE}}_2$ , and $\overline{\text{CE}}_3$ are sampled active. A1: A0 are fed to the 2-bit counter.
$\frac{\overline{BW}_{A}, \overline{BW}_{B}, \overline{BW}_{C}, \overline{BW}_{D},}{BW_{E}, BW_{F}, BW_{G}, BW_{H}}$	Input- Synchronous	Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW <sub>X</sub> and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.
CE₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select or deselect the device. ADSP is ignored if CE <sub>1</sub> is HIGH. CE <sub>1</sub> is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE₃	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>2</sub> to select or deselect the device. CE <sub>3</sub> is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the IO pins. When LOW, the IO pins behave <u>as outputs</u> . When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ</b> "Sleep" Input, Active HIGH. When asserted HIGH, places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQPs	IO- Synchronous	<b>Bidirectional Data IO Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented dur <u>ing</u> the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tri-state condition.
$V_{DD}$	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>SS</sub>	Ground	Ground for the Core of the Device.
V <sub>SSQ</sub> <sup>[1]</sup>	IO Ground	Ground for the IO Circuitry.
$V_{DDQ}$	IO Power Supply	Power supply for the IO circuitry.
		ı

#### Note

Applicable for TQFP package. For BGA package V<sub>SS</sub> serves as ground for the core and the IO circuitry.



#### Pin Definitions (continued)

Pin Name	Ю	Description
MODE	Input Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up.
TDO	JTAG Serial Output Synchronous	<b>Serial Data-Out to the JTAG Circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TCK	JTAG Clock	Clock Input to the JTAG Circuitry. If the JTAG feature is not used, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	-	<b>No Connects</b> . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 3.0 ns (250 MHz device).

The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 support secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses may be initiated with the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address for the rest of the burst access

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW<sub>X</sub>) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Sele<u>cts</u>  $(\overline{CE}_1, CE_2, \text{ and } \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE<sub>1</sub> is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is

allowed to propagate through the output\_register and onto the data bus within 3.0 ns (250 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

#### Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)  $\overline{\text{CE}}_1$ ,  $\text{CE}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and BW<sub>X</sub>) and  $\overline{\text{ADV}}$  inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If GW is HIGH, then the write operation is controlled by BWE and BW<sub>X</sub> signals.

The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 provide byte write capability that is described in the section The read/write truth table for CY7C1480BV33 follows.  $^{[4]}$  on page 11. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{\rm X}$ ) input, selectively writes to only the desired bytes. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self-timed Write mechanism is provided to simplify the Write operations.

Because the CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 are a common IO device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.



#### Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$  Write accesses are initiated when the <u>following</u> conditions are satisfied: (1)  $\overline{\text{ADSC}}$  is asserted LOW, (2)  $\overline{\text{ADSP}}$  is deasserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (4) the appropriate combination of the Write inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{\text{X}}$ ) are asserted active to conduct a Write to the desired byte.  $\overline{\text{ADSC}}$ -triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic when being delivered to the memory array. The  $\overline{\text{ADV}}$  input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self-timed Write mechanism is provided to simplify the Write operations.

Because the CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 are a common IO device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

#### **Burst Sequences**

The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 provide a 2-bit wraparound counter, fed by A1: A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{ADV}$  LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. When in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid, and the completion of the operation is not guaranteed. The device must be deselected before entering the "sleep" mode.  $CE_1$ ,  $CE_2$ ,  $CE_3$ , ADSP, and ADSC must remain inactive for the duration of  $t_{77REC}$  after the ZZ input returns LOW.

#### **Interleaved Burst Address Table**

 $(MODE = Floating or V_{DD})$ 

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

#### **Linear Burst Address Table**

(MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		120	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to Sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit Sleep current	This parameter is sampled	0		ns



The truth table for CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 follows. [2, 3, 4, 5, 6]

#### **Truth Table**

Operation	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Χ	L	Н	L	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	Н	L	Х	Χ	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Х	Χ	Х	Н	Х	Х	Χ	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Η	L	L	Н	L	Χ	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Х	Χ	Χ	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Χ	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Χ	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle,Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L-H	D
Write Cycle,Suspend Burst	Current	Н	Χ	Χ	L	X	Н	Н	L	Х	L-H	D

#### Notes

- X = Do Not Care, H = Logic HIGH, L = Logic LOW.

  WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.

  The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

  The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH before the start of the write cycle to allow the outputs to tri-state. OE is a do not care for the remainder of the write cycle.
- 6.  $\overline{\text{OE}}$  is asynchronous and is not sampled with the clock rise. It is masked inter<u>nally</u> during write cycles. During a read cycle all data bits are tri-state when  $\overline{\text{OE}}$  is inactive or when the device is deselected, and all data bits behave as outputs when  $\overline{\text{OE}}$  is active (LOW).



The read/write truth table for CY7C1480BV33 follows. [4]

#### **Truth Table for Read/Write**

Function (CY7C1480BV33)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A - (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

The read/write truth table for CY7C1482BV33 follows. [4]

#### **Truth Table for Read/Write**

Function (CY7C1482BV33)	GW	BWE	BWB	BW <sub>A</sub>
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write Bytes B, A	Н	L	L	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

The read/write truth table for CY7C1482BV33 follows. [7]

#### **Truth Table for Read/Write**

Function (CY7C1486BV33)	GW	BWE	BW <sub>X</sub>
Read	Н	Н	Х
Read	Н	L	All BW = H
Write Byte x – (DQx and DQPx)	Н	L	L
Write All Bytes	Н	L	All BW = L
Write All Bytes	L	Х	Х



#### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 incorporate a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V IO logic levels.

The CY7C1480BV33, CY7C1482BV33, and CY7C1486BV33 contain a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW ( $V_{SS}$ ) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. At power up, the device comes up in a reset state, which does not interfere with the operation of the device.

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. Leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See the TAP Controller Block Diagram on page 15.)

#### Test Data-Out (TDO)

The TDO output ball serially clocks data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See the TAP Controller State Diagram on page 14.)

#### **Performing a TAP Reset**

Perform a RESET by forcing TMS HIGH (V<sub>DD</sub>) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 15. At power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The x36 configuration has a 73-bit-long register, and the x18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the IO ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the section Identification Register Definitions on page 18.



#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in "Identification Codes" on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the IO buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the IO ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction, which must be executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal when in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, the data is shifted out by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state when performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

#### **BYPASS**


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




### **TAP Controller State Diagram**





### **TAP Controller Block Diagram**






#### 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


### 3.3V TAP AC Output Load Equivalent



#### 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

### 2.5V TAP AC Output Load Equivalent



### **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}\text{C} < \text{T}_{\text{A}} < +70^{\circ}\text{C}; \text{V}_{\text{DD}} = 3.135 \text{ to } 3.6\text{V unless otherwise noted})^{[8]}$ 

Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = -4.0 \text{ mA}$	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{V}$			V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ} = -1.0 \text{ mA}$	= 2.5V	2.0		V
$V_{OH2}$	Output HIGH Voltage	$I_{OH} = -100  \mu A$	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
		I <sub>OL</sub> = 1.0 mA	$V_{DDQ} = 2.5V$		0.4	V
$V_{OL2}$	Output LOW Voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
$V_{IH}$	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.3	0.8	V
			$V_{DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	<u> </u>	<b>-</b> 5	5	μΑ

#### Note


8. All voltages referenced to V<sub>SS</sub> (GND).



# **TAP AC Switching Characteristics**Over the Operating Range<sup>[9, 10]</sup>

Parameter	Description	Min	Max	Unit
Clock		•		
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH Time	20		ns
t <sub>TL</sub>	TCK Clock LOW Time	20		ns
Output Time	es			
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Setup Times	B			
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
<b>Hold Times</b>				
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns

### **TAP Timing**



#### Notes

t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register.
 Test conditions are specified using the load in TAP AC Test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



## **Identification Register Definitions**

Instruction Field	CY7C1480BV33 (2M x36)	CY7C1482BV33 (4M x 18)	CY7C1486BV33 (1M x72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24)	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	000000	000000	000000	Defines memory type and architecture
Bus Width/Density(17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Enables unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

### Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)	Bit Size (x72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order – 165FBGA	73	54	-
Boundary Scan Order – 209BGA	-	-	112

### **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures the IO ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



### **Boundary Scan Exit Order (2M x 36)**

Bit #	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-Ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10

Bit #	165-Ball ID
41	L10
42	K11
43	J11
44	K10
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10
51	D11
52	C11
53	G10
54	F10
55	E10
56	A10
57	B10
58	A9
59	B9
60	A8

165-Ball ID
B8
A7
B7
В6
A6
B5
A5
A4
B4
В3
A3
A2
B2

### **Boundary Scan Exit Order (4M x 18)**

Bit #	165-Ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2
14	R4
15	P6
16	R6
17	N6
18	P11

Bit #	165-Ball ID
19	R8
20	P3
21	P4
22	P8
23	P9
24	P10
25	R9
26	R10
27	R11
28	M10
29	L10
30	K10
31	J10
32	H11
33	G11
34	F11
35	E11
36	D11

Bit #	165-Ball ID
37	C11
38	A11
39	A10
40	B10
41	A9
42	В9
43	A8
44	B8
45	A7
46	B7
47	B6
48	A6
49	B5
50	A4
51	В3
52	A3
53	A2
54	B2



### **Boundary Scan Exit Order (1M x 72)**

Bit #	209-Ball ID
1	A1
2	A2
3	B1
4	B2
5	C1
6	C2
7	D1
8	D2
9	E1
10	E2
11	F1
12	F2
13	G1
14	G2
15	H1
16	H2
17	J1
18	J2
19	L1
20	L2
21	M1
22	M2
23	N1
24	N2
25	P1
26	P2
27	R2
28	R1

Bit #	209-Ball ID
29	T1
30	T2
31	U1
32	U2
33	V1
34	V2
35	W1
36	W2
37	T6
38	V3
39	V4
40	U4
41	W5
42	V6
43	W6
44	U3
45	U9
46	V5
47	U5
48	U6
49	W7
50	V7
51	U7
52	V8
53	V9
54	W11
55	W10
56	V11

Bit #	209-Ball ID
57	V10
58	U11
59	U10
60	T11
61	T10
62	R11
63	R10
64	P11
65	P10
66	N11
67	N10
68	M11
69	M10
70	L11
71	L10
72	P6
73	J11
74	J10
75	H11
76	H10
77	G11
78	G10
79	F11
80	F10
81	E10
82	E11
83	D11
84	D10

Bit #	209-Ball ID
85	C11
86	C10
87	B11
88	B10
89	A11
90	A10
91	A9
92	U8
93	A7
94	A5
95	A6
96	D6
97	B6
98	D7
99	K3
100	A8
101	B4
102	В3
103	C3
104	C4
105	C8
106	C9
107	B9
108	B8
109	A4
110	C6
111	B7
112	A3



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND ......–0.3V to +4.6V Supply Voltage on  $V_{DDQ}$  Relative to GND...... -0.3V to  $+V_{DD}$ DC Voltage Applied to Outputs in Tri-State ......-0.5V to V<sub>DDQ</sub> + 0.5V

DC Input Voltage	-0.5V to V <sub>DD</sub> + $0.5$ V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	-40°C to +85°C		to V <sub>DD</sub>

## **Electrical Characteristics**Over the Operating Range<sup>[11, 12]</sup>

Parameter	Description	Test Condition	ons	Min	Max	Unit
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{DDQ}$	IO Supply Voltage	For 3.3V IO		3.135	$V_{DD}$	V
		For 2.5V IO		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	For 3.3V IO, $I_{OH} = -4.0 \text{ mA}$		2.4		V
		For 2.5V IO, $I_{OH} = -1.0 \text{ mA}$		2.0		V
V <sub>OL</sub>	Output LOW Voltage	For 3.3V IO, I <sub>OL</sub> = 8.0 mA			0.4	V
		For 2.5V IO, I <sub>OL</sub> = 1.0 mA			0.4	V
$V_{IH}$	Input HIGH Voltage[11]	For 3.3V IO		2.0	$V_{DD} + 0.3V$	V
		For 2.5V IO		1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage[11]	For 3.3V IO For 2.5V IO		-0.3	0.8	V
				-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<del>-</del> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>		-30		μΑ
		Input = $V_{DD}$			5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>		<b>-</b> 5		μΑ
		Input = $V_{DD}$			30	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled		<b>-</b> 5	5	μΑ
I <sub>DD</sub> [13]	V <sub>DD</sub> Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	4.0 ns cycle, 250 MHz		500	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	5.0 ns cycle, 200 MHz		500	mA
			6.0 ns cycle, 167 MHz		450	mA
SB1	Automatic CE Power Down Current—TTL Inputs	er Down $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	4.0 ns cycle, 250 MHz		245	mA
			5.0 ns cycle, 200 MHz		245	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0 ns cycle, 167 MHz		245	mA

#### Notes

<sup>11.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 12. Power up: Assumes a linear ramp from 0V to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 13. The operation current is calculated with 50% read cycle and 50% write cycle.



**Electrical Characteristics**Over the Operating Range<sup>[11, 12]</sup> (continued)

Parameter	Description	Test Conditions			Max	Unit
I <sub>SB2</sub>	Automatic CE Power Down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{V or } V_{IN} \ge V_{DDQ} - 0.3 \text{V, f} = 0$	All speeds		120	mA
I <sub>SB3</sub>	Automatic CE	ver Down $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$	4.0 ns cycle, 250 MHz		245	mΑ
	Power Down Current—CMOS Inputs		5.0 ns cycle, 200 MHz		245	mΑ
	Current—Civioo inputs	I - IMAX - I/ICYC	6.0 ns cycle, 167 MHz		245	mΑ
I <sub>SB4</sub>	Automatic CE Power Down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All speeds		135	mA

### Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Max	165 FBGA Max	209 FBGA Max	Unit
C <sub>ADDRESS</sub>	Address Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	6	6	pF
C <sub>DATA</sub>	Data Input Capacitance	$V_{DD} = 3.3V$ $V_{DDO} = 2.5V$	5	5	5	pF
C <sub>CTRL</sub>	Control Input Capacitance	V DDQ = 2.0 V	8	8	8	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	6	6	pF
C <sub>IO</sub>	Input/Output Capacitance		5	5	5	pF

#### **Thermal Resistance**


Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Package	165 FBGA Package	209 FBGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for	24.63	16.3	15.2	°C/W
Θ <sub>JC</sub>		measuring thermal impedance, according to EIA/JESD51.	2.28	2.1	1.7	°C/W




Figure 4. AC Test Loads and Waveforms

#### 3.3V IO Test Load



#### 2.5V IO Test Load





### **Switching Characteristics**

Over the Operating Range. Timing reference level is 1.5V when  $V_{DDQ} = 3.3V$  and is 1.25V when  $V_{DDQ} = 2.5V$ . Test conditions shown in (a) of AC Test Loads and Waveforms on page 23 unless otherwise noted.

D	Description	250 MHz		200 MHz		167 MHz		1121
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the First Access <sup>[14]</sup>	1		1		1		ms
Clock	•	•		•	•	•	•	
t <sub>CYC</sub>	Clock Cycle Time	4.0		5.0		6.0		ns
t <sub>CH</sub>	Clock HIGH	2.0		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	2.0		2.0		2.4		ns
Output Times	•	•		•	•	•	•	
t <sub>CO</sub>	Data Output Valid After CLK Rise		3.0		3.0		3.4	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.3		1.3		1.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[15, 16, 17]</sup>	1.3		1.3		1.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[15, 16, 17]</sup>		3.0		3.0		3.4	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.0		3.0		3.4	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[15, 16, 17]</sup>	0		0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[15, 16, 17]</sup>		3.0		3.0		3.4	ns
Setup Times	•	•		•	•	•	•	
t <sub>AS</sub>	Address Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>ADS</sub>	ADSC, ADSP Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>ADVS</sub>	ADV Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.4		1.4		1.5		ns
Hold Times	•							
t <sub>AH</sub>	Address Hold After CLK Rise			0.4		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.4		0.4		0.5		ns

#### Notes

<sup>14.</sup> This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a read or write operation can be initiated.

<sup>15.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads and Waveforms on page 23. Transition is measured ±200 mV from steady-state voltage.

<sup>16.</sup> At any supplied voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.


<sup>17.</sup> This parameter is sampled and not 100% tested.



### **Switching Waveforms**

Figure 3 shows read cycle timing.<sup>[18]</sup>

Figure 3. Read Cycle Timing




Note 18. On this diagram, when  $\overline{\text{CE}}$  is LOW:  $\overline{\text{CE}}_1$  is LOW,  $\text{CE}_2$  is HIGH, and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH:  $\overline{\text{CE}}_1$  is HIGH,  $\text{CE}_2$  is LOW, or  $\overline{\text{CE}}_3$  is HIGH.



### Switching Waveforms (continued)

Figure 4 shows write cycle timing.<sup>[18, 19]</sup>

Figure 4. Write Cycle Timing



#### Note


19. Full width write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW, and  $\overline{\text{BW}}_{X}$  LOW.



### Switching Waveforms (continued)

Figure 5 shows read-write cycle timing.<sup>[18, 20, 21]</sup>

Figure 5. Read/Write Cycle Timing



#### Notes


20. The data bus (Q) remains in high-Z following a write cycle, unless a new read access is initiated by ADSP or ADSC. 21. GW is HIGH.



### Switching Waveforms (continued)

Figure 6 shows ZZ mode timing.<sup>[22, 23]</sup>

Figure 6. ZZ Mode Timing



#### Notes

22. Device must be deselected when entering ZZ mode. See the section Truth Table on page 10 for all possible signal conditions to deselect the device. 23. DQs are in High-Z when exiting ZZ sleep mode.



### **Ordering Information**

Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1480BV33-167AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1482BV33-167AXC			
	CY7C1480BV33-167BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1482BV33-167BZC			
	CY7C1480BV33-167BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1482BV33-167BZXC			
	CY7C1486BV33-167BGC	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1486BV33-167BGXC		209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	
	CY7C1480BV33-167AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1482BV33-167AXI			
	CY7C1480BV33-167BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1482BV33-167BZI			
	CY7C1480BV33-167BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1482BV33-167BZXI			
	CY7C1486BV33-167BGI	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1486BV33-167BGXI		209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	
200	CY7C1480BV33-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1482BV33-200AXC			
	CY7C1480BV33-200BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1482BV33-200BZC			
	CY7C1480BV33-200BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1482BV33-200BZXC			
	CY7C1486BV33-200BGC	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1486BV33-200BGXC		209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	
	CY7C1480BV33-200AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1482BV33-200AXI			
	CY7C1480BV33-200BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1482BV33-200BZI			
	CY7C1480BV33-200BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1482BV33-200BZXI			]
	CY7C1486BV33-200BGI	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1486BV33-200BGXI		209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	



### Ordering Information (continued)


Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.


Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1480BV33-250AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1482BV33-250AXC			
	CY7C1480BV33-250BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1482BV33-250BZC			
	CY7C1480BV33-250BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1482BV33-250BZXC			
	CY7C1486BV33-250BGC	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1486BV33-250BGXC		209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	
	CY7C1480BV33-250AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1482BV33-250AXI			
	CY7C1480BV33-250BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1482BV33-250BZI			
	CY7C1480BV33-250BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1482BV33-250BZXI			
	CY7C1486BV33-250BGI	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1486BV33-250BGXI		209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	




### **Package Diagrams**

Figure 7. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm)







NOTE:


- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
  MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
  BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85050-\*B



### Package Diagrams (continued)


Figure 8. 165-Ball FBGA (15 x 17 x 1.4 mm)





### Package Diagrams (continued)

Figure 9. 209-Ball FBGA (14 x 22 x 1.76 mm)





#### **Document History Page**

Document Title: CY7C1480BV33/CY7C1482BV33/CY7C1486BV33, 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM Document Number: 001-15145						
REV.	ECN NO.	Issue Date	e Date Orig. of Change Description of Change			
**	1024385	See ECN	VKN/KKVTMP	New Data Sheet		
*A	2183566	See ECN		Converted from preliminary to final Added footnote 14 related to IDD		

© Cypress Semiconductor Corporation, 2007-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-15145 Rev. \*A

Revised March 05, 2008

Page 34 of 34

i486 is a trademark and Intel and Pentium are registered trademarks of Intel Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders