

CY7C1471BV25 CY7C1473BV25, CY7C1475BV25 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture

Features

- No Bus Latency[™] (NoBL[™]) architecture eliminates dead cycles between write and read cycles
- Supports up to 133 MHz bus operations with zero wait states
- Data transfers on every clock
- Pin compatible and functionally equivalent to ZBT[™] devices
- Internally self timed output buffer control to eliminate the need to use OE
- Registered inputs for flow through operation
- Byte Write capability
- 2.5V IO supply (V_{DDQ})
- Fast clock-to-output times
 6.5 ns (for 133-MHz device)
- Clock Enable (CEN) pin to enable clock and suspend operation
- Synchronous self timed writes
- Asynchronous Output Enable (OE)
- CY7C1471BV25, CY7C1473BV25 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non-Pb-free 165-ball FBGA package. CY7C1475BV25 available in Pb-free and non-Pb-free 209-ball FBGA package.
- Three Chip Enables (CE₁, CE₂, CE₃) for simple depth expansion.
- Automatic power down feature available using ZZ mode or CE deselect.
- IEEE 1149.1 JTAG Boundary Scan compatible
- Burst Capability linear or interleaved burst order
- Low standby power

Selection Guide

Functional Description

The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 are 2.5V, 2M x 36/4M x 18/1M x 72 synchronous flow through burst SRAMs designed specifically to support unlimited true back-to-back read or write operations without the insertion of wait states. The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 are equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read or write operations with data transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

 $\frac{Write}{(BW_X)} \text{ and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self timed write circuitry.}$

Three synchronous Chip En<u>ables</u> (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) provide easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.


Description	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.5	ns
Maximum Operating Current	305	275	mA
Maximum CMOS Standby Current	120	120	mA

198 Champion Court


San Jose, CA 95134-1709 • 408-943-2600 Revised March 24, 2010



Logic Block Diagram – CY7C1471BV25 (2M x 36)




Logic Block Diagram – CY7C1473BV25 (4M x 18)






Logic Block Diagram – CY7C1475BV25 (1M x 72)





Pin Configurations


Figure 1. 100- Pin TQFP Pinout





Pin Configurations (continued)

Figure 2. 100-Pin TQFP Pinout





Pin Configurations (continued)

						(,				
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE ₁	BW _C	BWB	\overline{CE}_3	CEN	ADV/LD	А	А	NC
В	NC/1G	А	CE2	BWD	BWA	CLK	WE	OE	А	А	NC
С	DQP _C	NC	V _{DDQ}	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC	DQPB
D	DQ _C	DQ _C	V _{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ _B	DQB
Е	DQ _C	DQ_C	V _{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V _{DDQ}	DQ_B	DQ_B
F	DQ _C	DQ_C	V _{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V _{DDQ}	DQ_B	DQ _B
G	DQ _C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ_B	DQ _B
Н	NC	NC	NC	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V _{DD}	NC	NC	ZZ
J	DQD	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ _A	DQA
κ	DQD	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ _A	DQA
L	DQD	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ _A	DQ _A
М	DQD	DQ_D	V _{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V _{DDQ}	DQ _A	DQA
Ν	DQPD	NC	V_{DDQ}	V_{SS}	NC	NC	NC	V _{SS}	V_{DDQ}	NC	DQPA
Ρ	NC/144M	А	А	А	TDI	A1	TDO	Α	А	А	NC/288M
R	MODE	А	А	А	TMS	A0	ТСК	А	А	А	А

165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1471BV25 (2M x 36)

CY7C1473BV25 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE ₁	BWB	NC	\overline{CE}_3	CEN	ADV/LD	А	А	А
В	NC/1G	А	CE2	NC	BWA	CLK	WE	OE	А	А	NC
С	NC	NC	V _{DDQ}	V_{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	DQPA
D	NC	DQ_B	V _{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	NC	DQ _A
Е	NC	DQB	V _{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQ _A
F	NC	DQ_B	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQ _A
G	NC	DQ_B	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	NC	DQ _A
Н	NC	NC	NC	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	NC	NC	ZZ
J	DQB	NC	V _{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	NC
ĸ	DQ _B	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	NC
L	DQ _B	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	NC
М	DQB	NC	V _{DDQ}	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	NC
Ν	DQPB	NC	V _{DDQ}	V _{SS}	NC	NC	NC	V _{SS}	V_{DDQ}	NC	NC
Р	NC/144M	А	А	А	TDI	A1	TDO	A	А	А	NC/288M
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	А



Pin Configurations (continued)

		-	I								
	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	А	CE_2	А	ADV/LD	А	\overline{CE}_3	А	DQb	DQb
В	DQg	DQg	BWS _c	BWSg	NC	WE	А	BWSb	BWS _f	DQb	DQb
С	DQg	DQg	BWS _h	BWSd	NC/576M	\overline{CE}_1	NC	BWS _e	BWS _a	DQb	DQb
D	DQg	DQg	V _{SS}	NC	NC/1G	OE	NC	NC	V _{SS}	DQb	DQb
E	DQPg	DQPc	V _{DDQ}	V_{DDQ}	V _{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQPf	DQPb
F	DQc	DQc	V _{SS}	V_{SS}	V _{SS}	NC	V_{SS}	V _{SS}	V_{SS}	DQf	DQf
G	DQc	DQc	V _{DDQ}	V_{DDQ}	V _{DD}	NC	V_{DD}	V_{DDQ}	V _{DDQ}	DQf	DQf
н	DQc	DQc	V _{SS}	V_{SS}	V _{SS}	NC	V_{SS}	V _{SS}	V_{SS}	DQf	DQf
J	DQc	DQc	V _{DDQ}	V_{DDQ}	V _{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQf	DQf
К	NC	NC	CLK	NC	V _{SS}	CEN	V_{SS}	NC	NC	NC	NC
L	DQh	DQh	V _{DDQ}	V_{DDQ}	V _{DD}	NC	V_{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
М	DQh	DQh	V _{SS}	V_{SS}	V _{SS}	NC	V_{SS}	V_{SS}	V _{SS}	DQa	DQa
N	DQh	DQh	V _{DDQ}	V_{DDQ}	V _{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQa	DQa
Р	DQh	DQh	V _{SS}	V_{SS}	V _{SS}	ZZ	V_{SS}	V _{SS}	V _{SS}	DQa	DQa
R	DQPd	DQPh	V _{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQPa	DQPe
Т	DQd	DQd	V _{SS}	NC	NC	MODE	NC	NC	V _{SS}	DQe	DQe
U	DQd	DQd	NC/144M	А	Α	А	А	А	NC/288M	DQe	DQe
V	DQd	DQd	A	А	А	A1	А	А	А	DQe	DQe
W	DQd	DQd	TMS	TDI	А	A0	А	TDO	ТСК	DQe	DQe

209-Ball FBGA (14 x 22 x 1.76 mm) Pinout CY7C1475BV25 (1M × 72)



Table 1. Pin Definitions

Name	IO	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
$\frac{\overline{BW}_{A}}{\overline{BW}_{C}}, \frac{\overline{BW}_{B}}{\overline{BW}_{D}}, \\ \frac{\overline{BW}_{C}}{\overline{BW}_{E}}, \frac{\overline{BW}_{F}}{\overline{BW}_{F}}, \\ \overline{BW}_{G}, \overline{BW}_{H}$	Input- Synchronous	Byte Write Inputs, Active LOW. Qualified with \overline{WE} to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	Write Enable Input, Active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address.
CLK	Input- Clock	Clock Input . Captures all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE ₁	Input- Synchronous	Chip Enable <u>1</u> Input, Active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select or deselect the device.
CE ₂	Input- Synchronous	Chip Enable <u>2</u> Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_3 to select or deselect the device.
CE ₃	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select or deselect the device.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW . Combined with the synchronous logic block inside the device to control the direction of the IO pins. When LOW, the IO pins are enabled to behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, Active LOW . When asserted LOW the clock signal is recognized by the SRAM. When deasserted <u>HIG</u> H the clock signal is masked. Because deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- Asynchronous	ZZ "Sleep" Input . This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQ _s	IO- Synchronous	Bidirectional Data IO Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ_s and DQP_X are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP _X	IO- Synchronous	Bidirectional Data Parity IO Lines. Functionally, these signals are identical to DQ_s . During write sequences, DQP_X is controlled by \overline{BW}_X correspondingly.
MODE	Input Strap Pin	Mode Input. Selects the Burst Order of the Device. When tied to Gnd selects linear burst sequence. When tied to V _{DD} or left floating selects inter- leaved burst sequence.
V _{DD}	Power Supply	Power Supply Inputs to the Core of the Device.
V _{DDQ}	IO Power Supply	Power Supply for the IO Circuitry.
V _{SS}	Ground	Ground for the Device.
TDO	JTAG serial output Synchronous	Serial Data Out to the JTAG Circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be left unconnected. This pin is not available on TQFP packages.



Table 1.	Pin	Definitions	(continued))
10010 11			(containa ca)	/

Name	IO	Description
TDI	JTAG serial input Synchronous	Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, leave this pin floating or connected to V_{DD} through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
ТСК	JTAG-Clock	Clock Input to the JTAG Circuitry . If the JTAG feature is not used, connect this pin to V_{SS} . This pin is not available on TQFP packages.
NC	-	No Connects . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

Functional Overview

The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 are synchronous flow through burst SRAMs designed specifically to eliminate wait states during write read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

Accesses are initiated by asserting all three Chip Enables (\overline{CE}_1 , CE_2 , \overline{CE}_3) active at the rising edge of the clock. If \overline{CEN} is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access is either a read or write operation, depending on the status of the Write Enable (WE). Use Byte Write Select (\overline{BW}_X) to conduct Byte Write operations.

Write operations are qualified by the \overline{WE} . All writes are simplified with on-chip synchronous self- timed write circuitry.

Three synchronous Chip En<u>ables</u> (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device is deselected to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise:

- CEN is asserted LOW
- \blacksquare \overline{CE}_1 , CE_2 , and \overline{CE}_3 are ALL asserted active
- WE is deasserted HIGH
- ADV/LD is asserted LOW.

The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is

deselected at clock rise by one of the chip enable signals, the output is tri-stated immediately.

Burst Read Accesses

The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 has an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Access section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write accesses are initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- \blacksquare \overline{CE}_1 , CE_2 , and \overline{CE}_3 are ALL asserted active
- WE is asserted LOW.

The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the \overline{OE} input signal. This allows the external logic to present the data on DQs and DQP_X.

On the next clock rise the data presented to DQs and DQP_X (or a subset for Byte Write operations, see "Truth Table for Read/Write" on page 12 for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by \overline{BW}_X signals. The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 provide Byte Write capability that is described in the "Truth Table for Read/Write" on page 12. The input WE with the selected \overline{BW}_X input selectively writes to only the desired bytes. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations. Byte Write capability is



included to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 are common IO devices, data must not be driven into the device while the outputs are active. The OE can be deasserted HIGH before presenting data to the DQs and DQP_X inputs. This tri-states the output drivers. As a safety precaution, DQs and DQP_X are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

Burst Write Accesses

The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 have an on-chip burst counter that makes it possible to supply a single address and conduct up to four Write operations without reasserting the address inputs. Drive ADV/LD LOW to load the initial address, as described in the Single Write Access section. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables (\overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3) and \overline{WE} inputs are ignored and the burst counter is incremented. You must drive the correct BW_X inputs in each cycle of the Burst Write to write the correct data bytes.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. You must select the device before entering the "sleep" mode. CE₁, CE₂, and CE₃, must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Table 2.	Interleaved Burst Address Table
(MODE =	= Floating or V _{DD})

•	U DD ;		
First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Table 3. Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min	Мах	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		120	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



Table 4. Truth Table

The truth table for CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 follows.^[1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE ₁	CE2	$\overline{\text{CE}}_3$	zz	ADV/LD	WE	$\overline{\text{BW}}_{X}$	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Continue Deselect Cycle	None	Х	Х	Х	L	Н	Х	Х	Х	L	L->H	Tri-State
Read Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-State
Dummy Read (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
Write Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tri-State
Write Abort (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tri-State
Ignore Clock Edge (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-
Sleep Mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

Notes

- X = "Don't Care." H = Logic HIGH, L = Logic LOW. BW_X = L signifies at least one Byte Write Select is active, BW_X = Valid signifies that the desired Byte Write Selects are asserted, see "Truth Table for Read/Write" on page 12 for details.
 Write is defined by BW_X, and WE. See "Truth Table for Read/Write" on page 12.
- 3. When a write cycle is detected, all IOs are tri-stated, even during byte writes.
- The DQs and DQP_x pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock. 4.
- 5. CEN = H, inserts wait states.
- 6. Device powers up deselected with the IOs in a tri-state condition, regardless of OE.
- \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP_X = tri-state when \overline{OE} is inactive or when the device is deselected, and DQs and DQP_X = data when \overline{OE} is active. 7.



Table 5. Truth Table for Read/Write

The read-write truth table for CY7C1471BV25 follows.^[1, 2, 8]

Function	WE	BWA	BWB	BWc	BWD
Read	Н	Х	Х	Х	Х
Write No bytes written	L	Н	Н	Н	Н
Write Byte A – $(DQ_A \text{ and } DQP_A)$	L	L	Н	Н	Н
Write Byte B – (DQ _B and DQP _B)	L	Н	L	Н	Н
Write Byte C – (DQ _C and DQP _C)	L	Н	Н	L	Н
Write Byte D – (DQ _D and DQP _D)	L	Н	Н	Н	L
Write All Bytes	L	L	L	L	L

Table 6. Truth Table for Read/Write

The read-write truth table for CY7C1473BV25 follows.^[1, 2, 8]

Function	WE	BWb	BWa
Read	Н	Х	Х
Write – No Bytes Written	L	Н	Н
Write Byte a – $(DQ_a \text{ and } DQP_a)$	L	Н	L
Write Byte $b - (DQ_b and DQP_b)$	L	L	Н
Write Both Bytes	L	L	L

Table 7. Truth Table for Read/Write

The read-write truth table for CY7C1475BV25 follows.^[1, 2, 8]

Function	WE	BW _x
Read	Н	Х
Write – No Bytes Written	L	Н
Write Byte $X - (DQ_x and DQP_x)$	L	L
Write All Bytes	L	All BW = L

Note

8. This table is only a partial listing of the byte write combinations. Any combination of \overline{BW}_X is valid. Appropriate write is based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 incorporate a serial boundary scan Test Access Port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V IO logic levels.

The CY7C1471BV25, CY7C1473BV25, and CY7C1475BV25 contain a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. During power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Figure 3. TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. You can leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data In (TDI)

The TDI ball serially inputs information into the registers and is connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

Test Data Out (TDO)

The TDO output ball serially clocks data out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

Figure 4. TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

During power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.



TAP Registers

Registers are connected between the TDI and TDO balls and enable the scanning of data into and out of the SRAM test circuitry. Only one register is selectable at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the "TAP Controller Block Diagram" on page 13. During power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This shifts the data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the IO ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor specific, 32-bit code during the Capture DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift DR state. The ID register has a vendor code and other information described in "Identification Register Definitions" on page 17.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in "Identification Codes" on page 17. Three of these instructions are listed as RESERVED and are not for use. The other five instructions are described in this section in detail.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

You cannot use the TAP controller to load address data or control signals into the SRAM and you cannot preload the IO buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the IO ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller making this device not compliant with 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction is loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor specific, 32-bit code to load into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE for shifting out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register during power up or whenever the TAP controller is in a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock only operates at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that, during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is





no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct signal value, make certain that the SRAM signal is stabilized long enough to meet the TAP controller's capture setup plus hold time (t_{CS} plus t_{CH}).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




Figure 5. TAP Timing



TAP AC Switching Characteristics


Over the Operating Range^[9, 10]

Parameter	Description	Min	Max	Unit
Clock				
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH Time	20		ns
t _{TL}	TCK Clock LOW Time	20		ns
Output Time)S	•	•	
t _{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Setup Times	5	•	•	•
t _{TMSS}	TMS Setup to TCK Clock Rise	5		ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5		ns
t _{CS}	Capture Setup to TCK Rise	5		ns
Hold Times		•	•	•
t _{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns

2.5V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage .	1.25V

Figure 6. 2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions

(0°C < T_A < +70°C; V_{DD} = 2.375 to 2.625 unless otherwise noted) $^{[11]}$

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = –1.0 mA, V _{DDQ} = 2.5V	2.0		V
V _{OH2}	Output HIGH Voltage	I _{OH} = –100 μA, V _{DDQ} = 2.5V	2.1		V
V _{OL1}	Output LOW Voltage	I _{OL} = 1.0 mA, V _{DDQ} = 2.5V		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA, V _{DDQ} = 2.5V		0.2	V
V _{IH}	Input HIGH Voltage	$V_{DDQ} = 2.5V$	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage	$V_{DDQ} = 2.5V$	-0.3	0.7	V
I _X	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	-5	5	μA

Notes

 $_{\rm 25,CS}$ and $t_{\rm CH}$ refer to the setup and hold time requirements of latching data from the boundary scan register. 10.Test conditions are specified using the load in TAP AC Test Conditions. $t_{\rm R}/t_{\rm F}$ = 1 ns.

11.All voltages refer to V_{SS} (GND).



Table 8. Identification Register Definitions

Instruction Field	CY7C1471BV25 (2MX36)	CY7C1473BV25 (4MX18)	CY7C1475BV25 (1MX72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24)	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	001001	001001	001001	Defines memory type and architecture
Bus Width/Density(17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100		Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

Table 9. Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)	Bit Size (x72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order – 165FBGA	71	52	-
Boundary Scan Order – 209BGA	-	-	110

Table 10. Identification Codes

Instruction	Code	Description
EXTEST	000	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



Table 11. Boundary Scan Exit Order (2M x 36)

Bit #	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-Ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	R8
27	P3
28	P4
29	P8
30	P9
31	P10
32	R9
33	R10
34	R11
35	N11
36	M11
37	L11
38	M10
39	L10
40	K11

Bit #	165-Ball ID
41	J11
42	K10
43	J10
44	H11
45	G11
46	F11
47	E11
48	D10
49	D11
50	C11
51	G10
52	F10
53	E10
54	A9
55	B9
56	A10
57	B10
58	A8
59	B8
60	A7

Bit #	165-Ball ID
61	B7
62	B6
63	A6
64	B5
65	A5
66	A4
67	B4
68	B3
69	A3
70	A2
71	B2

Table 12. Boundary Scan Exit Order (4M x 18)

Bit #	165-Ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2
	•

, ,	
Bit #	165-Ball ID
14	R4
15	P6
16	R6
17	R8
18	P3
19	P4
20	P8
21	P9
22	P10
23	R9
24	R10
25	R11
26	M10

165-Ball ID	
L10	
K10	
J10	
H11	
G11	
F11	
E11	
D11	
C11	
A11	
A9	
B9	
A10	

Bit #	165-Ball ID	
40	B10	
41	A8	
42	B8	
43	A7	
44	B7	
45	B6	
46	A6	
47	B5	
48	A4	
49	B3	
50	A3	
51	A2	
52	B2	



Table 13. Boundary Scan Exit Order (1M x 72)

Bit #	209-Ball ID
1	A1
2	A2
3	B1
4	B2
5	C1
6	C2
7	D1
8	D2
9	E1
10	E2
11	F1
12	F2
13	G1
14	G2
15	H1
16	H2
17	J1
18	J2
19	L1
20	L2
21	M1
22	M2
23	N1
24	N2
25	P1
26	P2
27	R2
28	R1

Bit #	209-Ball ID	
29	T1	
30	T2	
31	U1	
32	U2	
33	V1	
34	V2	
35	W1	
36	W2	
37	Т6	
38	V3	
39	V4	
40	U4	
41	W5	
42	V6	
43	W6	
44	V5	
45	U5	
46	U6	
47	W7	
48	V7	
49	U7	
50	V8	
51	V9	
52	W11	
53	W10	
54	V11	
55	V10	
56	U11	

Bit #	209-Ball ID
57	U10
58	T11
59	T10
60	R11
61	R10
62	P11
63	P10
64	N11
65	N10
66	M11
67	M10
68	L11
69	L10
70	P6
71	J11
72	J10
73	H11
74	H10
75	G11
76	G10
77	F11
78	F10
79	E10
80	E11
81	D11
82	D10
83	C11
84	C10

Bit #	209-Ball ID	
85	B11	
86	B10	
87	A11	
88	A10	
89	A7	
90	A5	
91	A9	
92	U8	
93	A6	
94	D6	
95	K6	
96	B6	
97	K3	
98	A8	
99	B4	
100	B3	
101	C3	
102	C4	
103	C8	
104	C9	
105	B9	
106	B8	
107	A4	
108	C6	
109	B7	
110	A3	



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{DD} Relative to GND–0.5V to +3.6V
Supply Voltage on V_{DDQ} Relative to GND–0.5V to +V _{DD}
DC Voltage Applied to Outputs
in Tri-State–0.5V to V _{DDQ} + 0.5V

Electrical Characteristics

Over the Operating Range $^{\left[12,\;13\right] }$

DC Input Voltage0.5V to V	_{DD} + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	. >2001V
Latch Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	2.5V –5%/+5%	2.5V–5% to
Industrial	–40°C to +85°C		V _{DD}

Parameter	Description	Test Conditions			Max	Unit
V _{DD}	Power Supply Voltage		2.375	2.625	V	
V _{DDQ}	IO Supply Voltage	For 2.5V IO		2.375	V _{DD}	V
V _{OH}	Output HIGH Voltage	For 2.5V IO, I _{OH} = -1.0 mA		2.0		V
V _{OL}	Output LOW Voltage	For 2.5V IO, I _{OL} = 1.0 mA			0.4	V
V _{IH}	Input HIGH Voltage ^[12]	For 2.5V IO		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[12]	For 2.5V IO		-0.3	0.7	V
Ι _X	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA	
	Input Current of MODE Input = V _{SS}					μA
		Input = V _{DD}		5	μA	
	Input Current of ZZ	Input = V _{SS}		-5		μA
		Input = V _{DD}		30	μA	
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ_i}$ Output Disabled			5	μA
I _{DD} ^[14]	V _{DD} Operating Supply Current	V _{DD} = Max, I _{OUT} = 0 mA,	6.5 ns cycle, 133 MHz		305	mA
		$f = f_{MAX} = 1/t_{CYC}$	8.5 ns cycle, 100 MHz		275	mA
I _{SB1}	Automatic CE	V_{DD} = Max, Device Deselected,	6.5 ns cycle, 133 MHz		170	mA
	Power Down Current—TTL Inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}$ f = f _{MAX} , inputs switching	8.5 ns cycle, 100 MHz		170	mA
I _{SB2}	Automatic CE Power Down Current—CMOS Inputs	$ \begin{array}{l} V_{DD} \mbox{=} Max, \mbox{ Device Deselected}, \\ V_{IN} \leq 0.3 \mbox{ V } N \geq V_{DD} - 0.3 \mbox{ V}, \\ f \mbox{=} 0, \mbox{ inputs static} \end{array} \right. \label{eq:VDD} All speeds$			120	mA
I _{SB3}	Automatic CE	V _{DD} = Max, Device Deselected, or	6.5 ns cycle, 133 MHz		170	mA
	Power Down Current—CMOS Inputs	$V_{IN}^{-} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ f = f _{MAX} , inputs switching	8.5 ns cycle, 100 MHz		170	mA
I _{SB4}	Automatic CE Power Down Current—TTL Inputs	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max, \mbox{ Device Deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \mbox{ V or } V_{IN} \leq 0.3 \mbox{ V}, \\ f = 0, \mbox{ inputs static} \end{array}$	All Speeds		135	mA

Notes

- 12. Overshoot: $V_{IH}(AC) < V_{DD} + 1.5V$ (pulse width less than $t_{CYC}/2$). Undershoot: $V_{IL}(AC) > -2V$ (pulse width less than $t_{CYC}/2$). 13. $T_{Power-up}$: assumes a linear ramp from 0V to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 14. The operation current is calculated with 50% read cycle and 50% write cycle.



Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Max	165 FBGA Max	209 FBGA Max	Unit
C _{ADDRESS}	Address Input Capacitance	T _A = 25°C, f = 1 MHz, V _{DD} = 2.5V V _{DDQ} = 2.5V	6	6	6	pF
C _{DATA}	Data Input Capacitance		5	5	5	pF
C _{CTRL}	Control Input Capacitance		8	8	8	pF
C _{CLK}	Clock Input Capacitance		6	6	6	pF
C _{IO}	Input-Output Capacitance		5	5	5	pF


Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Package	165 FBGA Package	209 FBGA Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and	24.63	16.3	15.2	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)	procedures for measuring thermal impedance, according to EIA/JESD51.	2.28	2.1	1.7	°C/W

Figure 7. AC Test Loads and Waveforms

2.5V IO Test Load





Switching Characteristics

Over the Operating Range. Timing reference level is 1.25V when V_{DDQ} = 2.5V. Test conditions shown in (a) of "AC Test Loads and Waveforms" on page 21 unless otherwise noted.

Demension	Description	133	133 MHz		100 MHz	
Parameter	Description	Min	Max	Min	Max	Unit
POWER		1		1		ms
Clock	· · ·	·				
t _{CYC}	Clock Cycle Time	7.5		10		ns
t _{CH}	Clock HIGH	2.5		3.0		ns
t _{CL}	Clock LOW	2.5		3.0		ns
Output Times	· ·	·				
t _{CDV}	Data Output Valid After CLK Rise		6.5		8.5	ns
t _{DOH}	Data Output Hold After CLK Rise	2.5		2.5		ns
t _{CLZ}	Clock to Low-Z [16, 17, 18]	3.0		3.0		ns
t _{CHZ}	Clock to High-Z ^[16, 17, 18]		3.8		4.5	ns
t _{OEV}	OE LOW to Output Valid		3.0		3.8	ns
t _{OELZ}	OE LOW to Output Low-Z ^[16, 17, 18]	0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^[16, 17, 18]		3.0		4.0	ns
Setup Times	· · ·	·				
t _{AS}	Address Setup Before CLK Rise	1.5		1.5		ns
t _{ALS}	ADV/LD Setup Before CLK Rise	1.5		1.5		ns
t _{WES}	WE, BW _X Setup Before CLK Rise	1.5		1.5		ns
t _{CENS}	CEN Setup Before CLK Rise	1.5	1.5			ns
t _{DS}	Data Input Setup Before CLK Rise	1.5	1.5			ns
t _{CES}	Chip Enable Setup Before CLK Rise	1.5		1.5		ns
Hold Times	· · ·	·				
t _{AH}	Address Hold After CLK Rise	0.5		0.5		ns
t _{ALH}	ADV/LD Hold After CLK Rise	0.5		0.5		ns
t _{WEH}	WE, BW _X Hold After CLK Rise	0.5	.5 0.5			ns
t _{CENH}	CEN Hold After CLK Rise	0.5		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.5	5 0.5			ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5		ns

Notes


15. This part has a voltage regulator internally; t_{POWER} is the time that the power is supplied above V_{DD}(minimum) initially, before a read or write operation can be initiated.
16. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of "AC Test Loads and Waveforms" on page 21. Transition is measured ±200 mV from steady-state voltage.
17. At any supplied voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.
18. This parameter is sampled and not 100% tested.

18. This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 8 shows read-write timing waveform. [19, 20, 21]




Notes


- 19. For this waveform ZZ is tied LOW.
- 20. When \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 21. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



Switching Waveforms (continued)

Figure 9 shows NOP, STALL and DESELECT Cycles waveform.^[19, 20, 22]





Note


22. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.



Switching Waveforms (continued)

Figure 10 shows ZZ Mode timing waveform.^[23, 24]

Figure 10. ZZ Mode Timing



Notes

23. Device must be deselected when entering ZZ mode. See "Truth Table" on page 11 for all possible signal conditions to deselect the device. 24. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information

Cypress offers other versions of this type of product in different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products, or contact your local sales representative.


Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1471BV25-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1471BV25-133AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial




Package Diagrams









Package Diagrams (continued)







51-85165-*B



Package Diagrams (continued)




Figure 13. 209-Ball FBGA (14 x 22 x 1.76 mm), 51-85167



Document History Page

Flow-T	Document Title: CY7C1471BV25/CY7C1473BV25/CY7C1475BV25, 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture Document Number: 001-15013							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	1024500	See ECN	VKN/KKVTMP	New Data Sheet				
*A	1274731	See ECN	VKN/AESA	Corrected typo in the "NOP, STALL and DESELECT Cycles" waveform				
*В	1562503	See ECN	VKN/AESA	Removed 1.8V IO offering from the data sheet				
*C	1897447	See ECN	VKN/AESA	Added footnote 14 related to IDD				
*D	2082487	See ECN	VKN	Converted from preliminary to final				
*E	2159486	See ECN	VKN/PYRS	Minor Change-Moved to the external web				
*F	2898501	03/24/2010	NJY	Removed inactive part numbers from Ordering Information table; Updated package diagrams.				

© Cypress Semiconductor Corporation, 2007-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-15013 Rev. *F

Revised March 24, 2010

Page 30 of 30

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All products and company names mentioned in this document may be the trademarks of their respective holders.