

# 64K x 16 Static RAM

#### **Features**

- 3.3V operation (3.0V-3.6V)
- · High speed
  - $t_{AA} = 10, 12, 15 \text{ ns}$
- · CMOS for optimum speed/power
- Low Active Power (L version)
  - 576 mW (max.)
- Low CMOS Standby Power (L version)
  - 1.80 mW (max.)
- · Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ
- Available in a 48-Ball Mini BGA package

# Functional Description<sup>[1]</sup>


The CY7C1021BNV is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A0 through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1021BNV is available in 400-mil-wide SOJ, standard 44-pin TSOP Type II, and 48-ball mini BGA packages.



Note:


<sup>1.</sup> For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com



### **Selection Guide**

		-10	-12	-15	
Maximum Access Time (ns)		10	12	15	
Maximum Operating Current (mA)	Commercial		160	150	140
	Industrial		180	170	160
Maximum CMOS Standby Current (mA)	Commercial/Industrial		5	5	5
		L	0.5	0.5	0.5

# **Pin Configurations**





### **Maximum Ratings**

(Above which the useful life may lines, not tested.)	be impaired. For user guide-
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
Supply Voltage on $V_{CC}$ to Relati	ve GND <sup>[1]</sup> –0.5V to +4.6V
DC Voltage Applied to Outputs in High 7 State [1]	_0.5\/ to \/ +0.5\/

DC Input Voltage <sup>[1]</sup>	0.5V to V <sub>CC</sub> +0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	$3.3V\pm10\%$


## **Electrical Characteristics** Over the Operating Range

					-10		-12		-15	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 n$	nΑ		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> +0.3V	2.2	V <sub>CC</sub> +0.3V	2.2	V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>				0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	GND $\leq V_{I} \leq V_{CC}$ , Output Disabled		-1	+1	-1	+1	<b>–</b> 1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$V_{CC} = Max., I_{OUT} = 0mA$	Com'l		160		150		140	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		120		170		160	mA
I <sub>SB1</sub>	Automatic CE Powerdown Current —TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$			40		40		40	mA
I <sub>SB2</sub>		Max. V <sub>CC</sub> ,			5		5		5	mA
	Power Down Current —CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN}$ $\le 0.3V$ , $f = 0$	L		500		500		500	μА

# Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

#### **AC Test Loads and Waveforms**



#### Note:

- Minimum voltage is –2.0V for pulse durations of less than 20 ns.
   Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[3]</sup> Over the Operating Range

			10		12		15	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE	<u> </u>			•	•		•	
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		4		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[4, 5]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[5]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[4, 5]</sup>		5		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		12		15	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6		7	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		5		6		7	ns
WRITE CYCL	<b>E</b> <sup>[6]</sup>							
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	8		8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[5]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[4, 5]</sup>		5		6		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	8		8		9		ns

# Data Retention Characteristics Over the Operating Range (L version only)


	•	J J ,			
Parameter	Description	Conditions <sup>[7]</sup>	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0		V
I <sub>CCDR</sub>	Data Retention Current Com'I	$V_{CC} = V_{DR} = 2.0V,$ $CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$		100	μΑ
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time		t <sub>RC</sub>		ns

#### Notes:

- 3. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 4. t<sub>HZOE</sub>, t<sub>HZBE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, tand t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
   The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that the provision of the set of the set of the signal that the signa that terminates the write.
- 7. No input may exceed  $V_{CC}$  + 0.5V.
- 8. Tested initially and after any design or process changes that may affect these parameters.
- 9.  $t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 and slower speeds.




#### **Data Retention Waveform**




# **Switching Waveforms**

**Read Cycle No. 1**<sup>[10, 11]</sup>



# Read Cycle No. 2 (OE Controlled)[11, 12]



#### Notes:

- 10. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V<sub>IL</sub>.


  11. <u>WE</u> is HIGH for read cycle.

  12. Address valid prior to or coincident with <u>CE</u> transition LOW.




## Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)[13, 14]



# Write Cycle No. 2 (BLE or BHE Controlled)




<sup>13.</sup> Data I/O is high impedance if  $\overline{OE}$  or  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IH}$ .

14. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

# Write Cycle No. 2 (WE Controlled, OE LOW)



## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write - Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1021BNV33L-10VXC	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1021BNV33L-10ZXC	51-85087	44-Lead TSOP Type II (Pb-free)	
12	CY7C1021BNV33L-12ZC	51-85087	44-Lead TSOP Type II	
	CY7C1021BNV33L-12ZXC	51-85087	44-Lead TSOP Type II (Pb-free)	
15	CY7C1021BNV33L-15ZC	51-85087	44-Lead TSOP Type II	
	CY7C1021BNV33L-15ZXC	51-85087	44-Lead TSOP Type II (Pb-free)	
	CY7C1021BNV33L-15VXC	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1021BNV33L-15BAI	51-85096	48-ball Mini Ball Grid Array (7 mm x 7 mm)	Industrial
	CY7C1021BNV33L-15VXI	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1021BNV33L-15ZXI	51-85087	44-Lead TSOP Type II (Pb-free)	
	CY7C1021BNV33L-15ZI	51-85087	44-Lead TSOP Type II	


Please contact local sales representative regarding availability of these parts.

## **Package Diagrams**





#### Package Diagrams (continued)



All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1021BNV33 64K x 16 Static RAM Document Number: 001-06433						
REV.   Issue   Orig. of   Change   Description of Change						
**	423847	See ECN	NXR	New Data Sheet		