

1-Mbit (64K x 16) Static RAM

Features

■ High speed: 45 ns

■ Temperature ranges

□ Industrial: -40 °C to +85 °C
 □ Automotive: -40 °C to +125 °C

■ Wide voltage range: 2.2 V to 3.6 V

■ Pin compatible with CY62126DV30

■ Ultra low standby power

Typical standby current: 1 μA

 $\hfill \square$ Maximum standby current: 4 μA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

 Offered in Pb-free 48-ball very fine pitch ball grid array (VFBGA) and 44-pin thin small outline package (TSOP) II packages

Functional Description


The CY62126EV30 is a high performance CMOS static RAM organized as 64K words by 16 bits. This device features

advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ($\overline{\text{CE}}$ HIGH). The input and output pins (I/O0 through I/O15) are placed in a high impedance state when the device is deselected ($\overline{\text{CE}}$ HIGH), the outputs are disabled ($\overline{\text{OE}}$ HIGH), both Byte High Enable and Byte Low Enable are disabled ($\overline{\text{BHE}}$, BLE HIGH) or during a write operation ($\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW).

 $\overline{\text{To w}}$ rite to the device, take Chip Enable $\overline{(\text{CE})}$ and Write Enable $\overline{(\text{WE})}$ inputs LOW. If Byte Low Enable $\overline{(\text{BLE})}$ is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$) is written into the location specified on the address pins (A $_0$ through A $_{15}$). If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from I/O pins (I/O $_8$ through I/O $_{15}$) is written into the location specified on the address pins (A $_0$ through A $_{15}$).

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O $_0$ to I/O $_7$. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O $_8$ to I/O $_{15}$. See the "Truth Table" on page 11 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.







Contents

| Pin Configuration | 3 |
|--------------------------------|---|
| Maximum Ratings | 4 |
| Operating Range | |
| Electrical Characteristics | |
| Capacitance | 5 |
| Thermal Resistance | 5 |
| Data Retention Characteristics | 6 |
| Switching Characteristics | 7 |
| Switching Waveforms | |
| Truth Table | |

| Ordering Information | 12 |
|---|----|
| Ordering Code Definitions | |
| Package Diagrams | 13 |
| Acronyms | 14 |
| Document History Page | 15 |
| Sales, Solutions, and Legal Information | 16 |
| Worldwide Sales and Design Support | |
| Products | 16 |
| PSoC Solutions | 16 |



Pin Configuration

Figure 1. 48-Ball VFBGA (Top View)




Figure 2. 44-Pin TSOP II (Top View) [1]




Table 1. Product Portfolio

| | | | | | | | | Power | Dissipat | ion | |
|---------------|------------|-----|---------------------------|------------|-------|---------------------------|-----|---------------------------------|----------|--------------------------------|-----------------------|
| Product | Range | V | _{CC} Range (| V) | Speed | Operating f = 1 MHz | | Operating, I _{CC} (mA) | | Standby, I _{SB2} (μA) | |
| Floudet | ixaliye | | | | (ns) | | | f = 1 MHz f = f _{max} | | Stariuby | isB ₂ (μΑ) |
| | | Min | Typ ^[2] | Max | | Typ ^[2] | Max | Typ ^[2] | Max | Typ ^[2] | Max |
| CY62126EV30LL | Industrial | 2.2 | 3.0 | 3.6 | 45 | 1.3 | 2 | 11 | 16 | 1 | 4 |
| CY62126EV30LL | Automotive | 2.2 | 3.0 | 3.6 | 55 | 1.3 | 4 | 11 | 35 | 1 | 30 |

^{1.} NC pins are not connected on the die.

^{2.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Maximum Ratings

Exceeding maximum ratings may shorten the battery life of the device. These user guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with power applied -55 °C to +125 °C Supply voltage to ground potential -0.3 V to 3.6 V (V_{CCmax} + 0.3 V) DC voltage applied to outputs in High Z state $^{[3,\,4]}$ -0.3 V to 3.6 V (V $_{\rm CCmax}$ + 0.3 V)

| DC input voltage $^{[3, 4]}$ 0.3 V to 3.6 V | V (V _{CCmax} + 0.3 V) |
|--|--------------------------------|
| Output current into outputs (LOW) | 20 mA |
| Static discharge voltage(MIL-STD-883, Method 3015) | > 2001 V |
| Latch up current | > 200 mA |

Operating Range

| Device | Range | Ambient Temperature | V _{CC} ^[5] |
|---------------|------------|------------------------|---------------------------------------|
| CY62126EV30LL | Industrial | –40 °C to +85 °C | |
| | Automotive | –40 °C to +125 °C | 3.6 V |

Electrical Characteristics

(Over the Operating Range)

| D | Description | Test Conditions | | 45 | ns (Ind | ustrial) | 55 n | s (Auto | motive) | 1111 |
|---------------------------------|--|--|--|------|---------------------------|----------------|------|---------------------------|----------------|------|
| Parameter | Description | | | Min | Typ ^[6] | Max | Min | Typ ^[6] | Max | Unit |
| V _{OH} | Output high voltage | $I_{OH} = -0.1 \text{ mA}$ | | 2.0 | _ | _ | 2.0 | _ | _ | V |
| | | $I_{OH} = -1.0 \text{ mA}, V$ | ' _{CC} ≥ 2.70V | 2.4 | _ | _ | 2.4 | _ | _ | V |
| V _{OL} | Output low voltage | I _{OL} = 0.1 mA | | - | _ | 0.4 | _ | | 0.4 | V |
| | | $I_{OL} = 2.1 \text{mA}, V_{CO}$ | _{C ≥} 2.70V | _ | _ | 0.4 | _ | _ | 0.4 | V |
| V _{IH} | Input high voltage | $V_{CC} = 2.2 \text{ V to } 2.$ | 7 V | 1.8 | _ | $V_{CC} + 0.3$ | 1.8 | _ | $V_{CC} + 0.3$ | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.$ | 6 V | 2.2 | _ | $V_{CC} + 0.3$ | 2.2 | _ | $V_{CC} + 0.3$ | V |
| V _{IL} | Input low voltage | $V_{CC} = 2.2 \text{ V to } 2.$ | 7 V | -0.3 | _ | 0.6 | -0.3 | _ | 0.6 | V |
| | | V _{CC} = 2.7 V to 3.6 V | | -0.3 | _ | 0.8 | -0.3 | _ | 0.8 | V |
| I _{IX} | Input leakage current | $GND \le V_I \le V_{CC}$ | | -1 | _ | +1 | -4 | _ | +4 | μΑ |
| I _{OZ} | Output leakage current | $GND \leq V_O \leq V_{CC}$ | Output Disabled | -1 | _ | +1 | -4 | _ | +4 | μΑ |
| I _{CC} | V _{CC} operating supply | $f = f_{max} = 1/t_{RC}$ | $V_{CC} = V_{CC_{max}}$ | | 11 | 16 | _ | 11 | 35 | mA |
| | current | f = 1 MHz | I _{OUT} = 0 mA CMOS levels | - | 1.3 | 2.0 | - | 1.3 | 4.0 | |
| I _{SB1} | Automatic CE power down current —CMOS inputs | $\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V})$ $\text{f} = \text{f}_{\text{max}} \text{ (Address and Data Only)},$ $\text{f} = 0 \text{ (OE, BHE, BLE and WE)},$ $\text{V}_{\text{CC}} = 3.60 \text{V}$ | | - | 1 | 4 | - | 1 | 35 | μА |
| I _{SB2} ^[7] | Automatic CE power down current —CMOS inputs | $\overline{\text{CE}} \ge V_{\text{CC}} - 0.2 \text{ V}_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V}_{\text{f}} = 0, V_{\text{CC}} = 3.60 \text{ C}$ | V or $V_{IN} \leq 0.2 V$, | _ | 1 | 4 | - | 1 | 30 | μΑ |

- 3. $V_{IL(min)} = -2.0 \text{ V for pulse durations less than 20 ns.}$
- V_{IH(max)} = V_{CC}+0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{cc}(min) and 200 μs wait time after V_{cc} stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enable (CE) needs to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance

For all packages. Tested initially and after any design or process changes that may affect these parameters.


| Parameter | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | VFBGA Package | TSOP II Package | Unit |
|-------------------|---------------------------------------|---|------------------|--------------------|------|
| Θ_{JA} | | Still Air, soldered on a 4.25 × 1.125 inch, two-layer printed circuit board | 58.85 | 28.2 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (Junction to case) | | 17.01 | 3.4 | °C/W |

Figure 3. AC Test Loads and Waveforms



| Parameters | 2.2 V - 2.7 V | 2.7 V - 3.6 V | Unit |
|-----------------|---------------|---------------|------|
| R1 | 16600 | 1103 | Ω |
| R2 | 15400 | 1554 | Ω |
| R _{TH} | 8000 | 645 | Ω |
| V _{TH} | 1.2 | 1.75 | V |




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | Min | Typ ^[8] | Max | Unit | |
|----------------------------------|--------------------------------------|--|------------|---------------------------|-----|------|----|
| V_{DR} | V _{CC} for data retention | | | 1.5 | _ | _ | V |
| I _{CCDR} ^[9] | Data retention current | $V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$ | Industrial | _ | _ | 3 | μΑ |
| | | $V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V or } V_{\text{IN}} \le 0.2 \text{ V}$ | Automotive | _ | _ | 30 | μΑ |
| t _{CDR} ^[10] | Chip deselect to data retention time | | | 0 | _ | _ | ns |
| t _R ^[10] | Operation recovery time | | | t _{RC} | _ | _ | ns |

Figure 4. Data Retention Waveform



Notes

8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

9. Tested initially and after any design or process changes that may affect these parameters.

10. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} > 100 μs.



Switching Characteristics

Over the Operating Range [11, 12]

| D | De a suintien | 45 ns (lı | ndustrial) | 55 ns (Au | itomotive) | 1126 | | | |
|-----------------------------|-----------------------------------|-----------|------------|-----------|------------|------|--|--|--|
| Parameter | Description | Min | Max | Min | Max | Unit | | | |
| Read Cycle | | | | | | | | | |
| t _{RC} | Read cycle time | 45 | _ | 55 | _ | ns | | | |
| t _{AA} | Address to data valid | _ | 45 | _ | 55 | ns | | | |
| t _{OHA} | Data hold from address change | 10 | _ | 10 | _ | ns | | | |
| t _{ACE} | CE LOW to data valid | _ | 45 | _ | 55 | ns | | | |
| t _{DOE} | OE LOW to data valid | _ | 22 | _ | 25 | ns | | | |
| t _{LZOE} | OE LOW to Low Z [13] | 5 | _ | 5 | - | ns | | | |
| t _{HZOE} | OE HIGH to High Z [13, 14] | _ | 18 | _ | 20 | ns | | | |
| t _{LZCE} | CE LOW to Low Z [13] | 10 | _ | 10 | - | ns | | | |
| t _{HZCE} | CE HIGH to High Z [13, 14] | _ | 18 | _ | 20 | ns | | | |
| t _{PU} | CE LOW to power up | 0 | _ | 0 | - | ns | | | |
| t _{PD} | CE HIGH to power down | _ | 45 | _ | 55 | ns | | | |
| t _{DBE} | BHE / BLE LOW to data valid | _ | 22 | _ | 25 | ns | | | |
| t _{LZBE} | BHE / BLE LOW to Low Z [13] | 5 | _ | 5 | - | ns | | | |
| t _{HZBE} | BHE / BLE HIGH to High Z [13, 14] | _ | 18 | _ | 20 | ns | | | |
| Write Cycle ^[15] | · | | | | | | | | |
| t _{WC} | Write cycle time | 45 | _ | 55 | _ | ns | | | |
| t _{SCE} | CE LOW to write end | 35 | _ | 40 | _ | ns | | | |
| t _{AW} | Address setup to write end | 35 | _ | 40 | _ | ns | | | |
| t _{HA} | Address hold from write end | 0 | _ | 0 | _ | ns | | | |
| t _{SA} | Address setup to write start | 0 | _ | 0 | - | ns | | | |
| t _{PWE} | WE pulse width | 35 | _ | 40 | _ | ns | | | |
| t _{BW} | BHE / BLE pulse width | 35 | _ | 40 | _ | ns | | | |
| t _{SD} | Data setup to write end | 25 – 25 | | _ | ns | | | | |
| t _{HD} | Data hold from write end | 0 | 0 - 0 - | | - | ns | | | |
| t _{HZWE} | WE LOW to High Z [13, 14] | - | 18 | _ | 20 | ns | | | |
| t _{LZWE} | WE HIGH to Low Z [13] | 10 | _ | 10 | _ | ns | | | |

^{11.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified l_{OL}/I_{OH} and 30-pF load capacitance.

12. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

^{12.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZDE}, t_{HZDE}, t_{HZDE} and t_{HZWE} is less than t_{LZWE} for any device.

14. t_{HZDE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

15. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.



Switching Waveforms

Figure 5. Read Cycle No. 1(Address transition controlled)[16, 17]





Figure 6. Read Cycle No. 2 (\overline{OE} controlled)[17, 18]



^{16.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} , or both = V_{IL} .

17. \overline{WE} is high for read cycle.

^{18.} Address valid before or similar to \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (WE controlled)[19, 20, 21]





Figure 8. Write Cycle No. 2 $(\overline{\text{CE}} \text{ controlled})^{[19, 20, 21]}$



- 19. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.
- 20. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

 21. If \overline{CE} goes high simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

 22. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE controlled, OE LOW [23]





Figure 10. Write Cycle No. 4 $(\overline{\rm BHE/BLE}\ {\rm controlled},\ \overline{\rm OE}\ {\rm LOW})^{[23]}$



^{23.} If \overline{CE} goes high simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 24. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

| CE ^[25] | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|---------------------------|----|----|-----|-----|--|---------------------|----------------------------|
| Н | Х | Х | Х | Х | High Z | Deselect/power down | Standby (I _{SB}) |
| L | X | Х | Ι | Н | High Z | Output disabled | Active (I _{CC}) |
| L | Η | L | L | L | Data out (I/O ₀ -I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | L | Н | L | Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z | Read | Active (I _{CC}) |
| L | Н | L | L | Н | Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z | Read | Active (I _{CC}) |
| L | Н | Н | L | L | High Z | Output disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | High Z | Output disabled | Active (I _{CC}) |
| L | Ι | Н | L | Н | High Z | Output disabled | Active (I _{CC}) |
| L | L | Х | L | L | Data in (I/O ₀ -I/O ₁₅) | Write | Active (I _{CC}) |
| L | L | Х | Н | L | Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z | Write | Active (I _{CC}) |
| L | L | Х | L | Н | Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z | Write | Active (I _{CC}) |

Note
25. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|----------------------|--------------------|--------------------------|--------------------|
| 45 | CY62126EV30LL-45BVXI | 51-85150 | 48-ball VFBGA (Pb-free) | Industrial |
| | CY62126EV30LL-45ZSXI | 51-85087 | 44-pin TSOP II (Pb-free) | Industrial |
| | CY62126EV30LL-45ZSXA | 51-85087 | 44-pin TSOP II (Pb-free) | Automotive-A |
| 55 | CY62126EV30LL-55BVXE | 51-85150 | 48-ball VFBGA (Pb-free) | Automotive-E |
| | CY62126EV30LL-55ZSXE | 51-85087 | 44-pin TSOP II (Pb-free) | Automotive-E |

Contact your local Cypress sales representative for availability of other parts.


Ordering Code Definitions





Package Diagrams

Figure 11. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150









Figure 12. 44-Pin TSOP II, 51-85087



Acronyms

| Acronym | Description |
|---------|---|
| BHE | byte high enable |
| BLE | byte low enable |
| CMOS | complementary metal oxide semiconductor |
| CE | chip enable |
| I/O | input/output |
| ŌĒ | output enable |
| SRAM | static random access memory |
| TSOP | thin small outline package |
| VFBGA | very fine ball gird array |
| WE | write enable |



Document History Page

| Rev. | ECN No. | Submission Date | Orig. of | Description of Change |
|------|---------|--------------------|---------------|---|
| ** | 202760 | See ECN | Change AJU | New data sheet |
| *A | 300835 | See ECN | SYT | Converted from Advance Information to Preliminary |
| | 300033 | GGC LOIN | | Specified Typical standby power in the Features Section Changed E3 ball from DNU to NC in the Pin Configuration for the FBGA Package and removed the footnote associated with it on page #2 Changed t _{OHA} from 6 ns to 10 ns for both 35- and 45-ns speed bins, respectively Changed t _{DOE} , t _{SD} from 15 to 18 ns for 35-ns speed bin Changed t _{HZOE} , t _{HZBE} , t _{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35- and 45-ns speed bins, respectively Changed t _{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35- and 45-ns speed bins, respectively Changed t _{SCE} ,t _{BW} from 25 and 40 ns to 30 and 35 ns for the 35- and 45-ns speed bins, respectively Changed t _{SCE} ,t _{BW} from 25 to 30 ns and 40 to 35 ns for 35 and 45-ns speed bins respectively Changed t _{DBE} from 35 and 45 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Removed footnote that read "BHE.BLE is the AND of both BHE and BLE. Chip car be deselected by either disabling the chip enable signals or by disabling both BHE and BLE" on page # 4 Removed footnote that read "If both BHE and BLE are toggled together, then t _{LZE} is 10 ns" on page # 5 Added Pb-free package information |
| *B | 461631 | See ECN | NXR | Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62126EV30 Changed $I_{CC\ (Typ)}$ from 8 mA to 11 mA and $I_{CC\ (max)}$ from 12 mA to 16 mA for f = f max Changed $I_{CC\ (max)}$ from 1.5 mA to 2.0 mA for f = 1 MHz, I_{SB1} , $I_{SB2\ (max)}$ from 1 μ to 4 μ A, I_{SB1} , $I_{SB2\ (Typ)}$ from 0.5 μ A to 1 μ A, $I_{CCDR\ (max)}$ from 1.5 μ A to 3 μ A, AC Test load Capacitance value from 50 pF to 30 pF, I_{LZOE} from 3 to 5 ns, I_{LZCE} from 6 to 10 ns, I_{HZCE} from 6 to 10 ns, and updated the Ordering Information table. |
| *C | 925501 | See ECN | VKN | Added footnote #7 related to I _{SB2} and I _{CCDR} Added footnote #11 related AC timing parameters |
| *D | 1045260 | See ECN | VKN | Added Automotive information Updated Ordering Information table |
| *E | 2631771 | 01/07/09 | NXR/PYRS | Changed CE condition from X to L in Truth table for Output Disable mode Updated template |
| *F | 2944332 | 06/04/2010 | VKN | Added Contents Removed byte enable from footnote #2 in Electrical Characteristics Added footnote related to chip enable in Truth Table Updated Package Diagrams Updated links in Sales, Solutions, and Legal Information |
| *G | 2996166 | 07/29/2010 | AJU | Added CY62126EV30LL-45ZSXA part in Ordering Information. Added Ordering Code Definitions. Modified table footnote format. |
| *H | 3113864 | 12/17/2010 | PRAS | Updated Figure 1 and Package Diagram, and fixed Typo in Figure 3 |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05486 Rev. *H

Revised December 17, 2010

Page 16 of 16