Set-top Box Clock Generator with VCXO

Features

- Integrated phase-locked loop (PLL)
- Low-jitter, high-accuracy outputs
- VCXO with analog adjust
- 3.3V Operation
- 8-pin SOIC

Benefits

- High-performance PLL tailored for Set Top Box applications
- Meets critical timing requirements in complex system designs
- Large ±150-ppm range, better linearity
- Meet industry standard voltage platforms
- Industry standard packaging saves on board space

Part Number	Outputs	Input Frequency Range	Output Frequencies
CY24713	3	27-MHz pullable crystal input per Cypress specification	4.9152 MHz, 13.5 MHz, 27 MHz

Logic Block Diagram

Pin Configuration

Figure 1. CY24713, 8-Pin SOIC

Table 1. Pin Definition

Name	Number	Description
XIN	1	Reference Crystal Input
VDD	2	3.3V Voltage Supply
VCXO	3	Input Analog Control for VCXO
VSS	4	Ground
CLK_B	5	13.5-MHz Clock Output
CLK_A	6	4.9152-MHz Clock Output
CLK_C	7	27-MHz Clock Output
XOUT[1]	8	Reference Crystal Output

Note
1. Float X_{OUT} if X_{IN} is externally driven.

[+] Feedback

Absolute Maximum Conditions

Parameter	Description	Min	Max	Unit
V_{DD}	Supply Voltage	−0.5	7.0	V
T_S	Storage Temperature[2]	−65	125	°C
T_J	Junction Temperature	−	125	°C
	Digital Inputs	V_{SS} − 0.3	V_{DD} + 0.3	V
	Digital Outputs referred to V_{DD}	V_{SS} − 0.3	V_{DD} + 0.3	V
	Electrostatic Discharge	−	2000	V
	Analog Input	−0.5	7.0	V

Pullable Crystal Specifications

Parameter	Description	Condition	Min	Typ.	Max	Unit
F_{NOM}	Nominal crystal frequency	Parallel resonance, fundamental mode, AT cut	−	27	−	MHz
C_{LNOM}	Nominal load capacitance		−	14	−	pF
R_1	Equivalent series resistance (ESR)	Fundamental mode	−	−	25	Ω
R_3/R_1	Ratio of third overtone mode ESR to fundamental mode ESR	Ratio used because typical R_1 values are much less than the maximum spec.	3	−	−	
DL	Crystal drive level	No external series resistor assumed	−	0.5	2.0	mW
F_{3SEPHI}	Third overtone separation from $3*F_{NOM}$	High side	300	−	−	ppm
F_{3SEPLO}	Third overtone separation from $3*F_{NOM}$	Low side	−	−	−150	ppm
C_0	Crystal shunt capacitance		−	−	7	pF
C_0/C_1	Ratio of shunt to motional capacitance		180	−	250	
C_1	Crystal motional capacitance		14.4	18	21.6	pF

Recommended Operating Conditions

Parameter	Description	Min	Typ.	Max	Unit
V_{DD}	Operating Voltage	3.135	3.3	3.465	V
T_A	Ambient Temperature	0	−	70	°C
C_{LOAD}	Max. Load Capacitance	−	−	15	pF
t_{PU}	Power up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	0.05	−	500	ms

DC Electrical Characteristics

Parameter	Description	Conditions	Min	Typ.	Max	Unit
I_{OH}	Output High Current	$V_{OH} = V_{DD} − 0.5$, $V_{DD} = 3.3V$	12	24	−	mA
I_{OL}	Output Low Current	$V_{OL} = 0.5$, $V_{DD} = 3.3V$	12	24	−	mA
C_{IN}	Input Capacitance		−	−	7	pF
I_{IZ}	Input Leakage Current		−	5	−	μA
$f_{\Delta XO}$	VCXO pullability range		±150	−	−	ppm
V_{VCXO}	VCXO input range		0	−	V_{DD}	V
I_{VDD}	Supply Current		−	25	30	mA

Note
2. Rated for 10 years

AC Electrical Characteristics (V_{DD} = 3.3V)

Parameter[3]	Description	Conditions	Min	Typ.	Max	Unit
DC	Output Duty Cycle	Duty Cycle is defined in Figure 3 50% of V_{DD}	45	50	55	%
ER_0	Rising Edge Rate	Output Clock Edge Rate, Measured from 20% to 80% of V_{DD}, C_{LOAD} = 15 pF Figure 4.	0.8	1.4	–	V/ns
EF_1	Falling Edge Rate	Output Clock Edge Rate, Measured from 80% to 20% of V_{DD}, C_{LOAD} = 15 pF Figure 4.	0.8	1.4	–	V/ns
t_9	Clock Jitter	Peak-Peak period jitter maximum absolute jitter	–	200	250	ps
t_{10}	PLL Lock Time		–	–	3	ms

Figure 2. Test Circuit

Figure 3. Duty Cycle Definition; DC = t2/t1

Figure 4. Rise and Fall Time Definitions: ER = 0.6 x V_{DD}/t3, EF = 0.6 x V_{DD}/t4

Note
3. Not 100% tested

[+] Feedback

Ordering Information

Ordering Code	Package Type	Operating Range	Operating Voltage
CY24713SC[4]	8-pin SOIC	Commercial	3.3V
CY24713SCT[4]	8-pin SOIC	Commercial	3.3V
Pb-free			
CY24713SXC[4]	8-pin SOIC	Commercial	3.3V
CY24713SXCT[4]	8-pin SOIC-Tape and Reel	Commercial	3.3V
CY24713KSXC	8-pin SOIC	Commercial	3.3V
CY24713KSXCT	8-pin SOIC-Tape and Reel	Commercial	3.3V

Package Diagram

Figure 5. 8-Lead (150-Mil) SOIC S8

1. DIMENSIONS IN INCHES[MM] MIN.
   MAX.

2. PIN 1 ID IS OPTIONAL,
   ROUND ON SINGLE LEADFRAME
   RECTANGULAR ON MATRIX LEADFRAME

3. REFERENCE JEDEC MS-012

4. PACKAGE WEIGHT 0.07gms

PART #
S08.15 STANDARD PKG.
SZ08.15 LEAD FREE PKG.

51-85066 *C

Note
4. Not recommended for new designs.

[+] Feedback

Document History Page

Document Title: CY24713 Set-top Box Clock Generator with VCXO Document Number: 38-07396				
REV.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	333175	RGL	See ECN	New Data Sheet
*A	2440886	AESA	See ECN	Updated template. Added Note "Not recommended for new designs." Added part number CY24713KSXC, and CY24713KSXCT in ordering information table. Replaced Lead-Free with Pb-Free.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		**PSoC Solutions**	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

All products and company names mentioned in this document may be the trademarks of their respective holders.

[+] Feedback