

CY22801


Universal Programmable Clock Generator (UPCG)

Features

- Integrated Phase-Locked Loop (PLL)
- Field Programmable
- Input Frequency Range:
 Crystal: 8 to 30 MHz
 CLKIN: 1 to 133 MHz
- LVCMOS Output Frequency:
 1 to 200 MHz (Commercial Grade)
 1 to 166.6 MHz (Industrial Grade)
- Low Jitter, High Accuracy Outputs
- 3.3V Operation
- Commercial and Industrial Temperature Ranges
- 8-Pin SOIC Package

Benefits

- Inventory of only one device, CY22801, used in various applications
- In-house programming of sample and prototype quantities is made available using the CY36800 InstaClock kit
- Input and output frequencies are customized to suit your needs
- High-performance PLL is tailored for multiple applications
- Critical timing requirements met in complex system designs
- Application compatibility enabled



Pin Configuration

Figure 1. CY22801 8-Pin SOIC




Table 1. Pin Definition

Name	Pin Number	Description
XIN	1	Reference Input: Crystal or External Clock
VDD	2	3.3V Voltage Supply
NC	3	No Connect; leave this pin floating
VSS	4	Ground
CLKB	5	Clock Output B
CLKA	6	Clock Output A
CLKC	7	Clock Output C
XOUT	8	Reference Output: Connect to external crystal. When the reference is an external clock signal (applied to pin 1), this pin is not used and must be left floating.

٠



General Description

The CY22801 is a flash-programmable clock generator that supports various applications in consumer and communications markets. The device uses a Cypress proprietary PLL to drive up to three configurable outputs in an 8-pin SOIC.

The CY22801 is programmed with an easy-to-use programmer dongle, the CY36800, in conjunction with the CyClocksRT[™] software. This enables fast sample generation of prototype builds for user-defined frequencies.

Field Programming the CY22801

The CY22801 is programmed using the CY36800 USB programmer dongle. The CY22801 is flash-technology based, so the parts are reprogrammed up to 100 times. This enables fast and easy design changes and product updates, and eliminates any issues with old and out-of-date inventory.

Samples and small prototype quantities are programmed using the CY36800 programmer. Cypress's value added distribution partners and third party programming systems from BP Microsystems, HiLo Systems, and others, are available for large production quantities.

CyClocksRT Software

CyClocksRT is an easy-to-use software application that enables the user to custom-configure the CY22801. Users can specify the XIN/CLKIN frequency, crystal load capacitance, and output frequencies. CyClocksRT then creates an industry standard JEDEC file, which is used to program the CY22801.

When needed, an advanced mode is available that enables users to override the automatically generated VCO frequency and output divider values.

CyClocksRT is a component of the CyberClocks[™] software, which is downloaded free of charge from the Cypress website at http://www.cypress.com.

CY36800 InstaClock™ Kit

The Cypress CY36800 InstaClock Kit comes with everything needed to design the CY22801 and program samples and small prototype quantities. The CyClocksRT software is used to quickly create a JEDEC programming file, which is then downloaded directly to the portable programmer that is included in the CY36800 InstaClock Kit. The JEDEC file can also be saved for use in a production programming system for larger volumes.

The CY36800 also comes with five samples of the CY22800, which are programmed with preconfigured JEDEC files using the InstaClock software.


Output Clock Frequencies

The CY22801 is a very flexible clock generator with up to three individual outputs, generated from an integrated PLL. Details are shown in Figure 2.

The output of the PLL runs at high frequency and is divided down to generate the output clocks. Two programmable dividers are available for this purpose. Thus, although the output clocks may be different frequencies, they must be related, based on the PLL frequency.

It is also possible to direct the reference clock input to any of the outputs, thereby bypassing the PLL. Lastly, the reference clock may be passed through either divider.

Figure 2. Basic PLL Block Diagram



Reference Crystal Input

The input crystal oscillator of the CY22801 is an important feature because of the flexibility it allows the user in selecting a crystal as a reference clock source. The oscillator inverter has programmable gain, enabling maximum compatibility with a reference crystal, based on manufacturer, process, performance, and quality.

Input load capacitors are placed on the CY22801 die to reduce external component cost. These capacitors are true parallel-plate capacitors, designed to reduce the frequency shift that occurs when nonlinear load capacitance is affected by load, bias, supply, and temperature changes.

The value of the input load capacitors is determined by eight bits in a programmable register. Total load capacitance is determined by the formula:

$CapLoad = (C_{L} - C_{BRD} - C_{CHIP})/0.09375 \text{ pF}$

In CyClocksRT, enter the crystal capacitance (C_L). The value of CapLoad is determined automatically and programmed into the CY22801.

Applications

Controlling Jitter

Jitter is defined in many ways, including:

- Phase noise
- Long-term jitter
- Cycle-to-cycle jitter
- Period jitter
- Absolute jitter
- Deterministic jitter



These jitter terms are usually given in terms of RMS, peak-to-peak, or in the case of phase noise, dBC/Hz with respect to the fundamental frequency. Actual jitter is dependent on

- XIN jitter and edge rate
- Number of active outputs
- Output frequencies
- Supply voltage
- Temperature
- Output load

Power supply noise and clock output loading are two major system sources of clock jitter. Power supply noise is mitigated by proper power supply decoupling (0.1- μ F ceramic cap) of the clock and ensuring a low impedance ground to the chip.

Reducing capacitive clock output loading to a minimum lowers current spikes on the clock edges and thus reduces jitter.

Reducing the total number of active outputs also reduces jitter in a linear fashion. However, it is better to use two outputs to drive two loads than one output to drive two loads.

For additional information, refer to the application note, *Jitter in PLL-based Systems: Causes, Effects, and Solutions*, available at http://www.cypress.com.

Cypress Programmable Clocks

Cypress offers a wide range of programmable clock synthesizers that can generate any other frequencies not covered by the CY22801. Table 2 summarizes all Cypress programmable devices including CY22801.

Part #	No. of PLL	Input Freq.	Output Freq.	Package	No. of Outputs	Spread Spectrum	vcxo	I ² C
CY22800	1	0.5–100	1–200	8-SOIC	Up to 3	Yes	Yes	No
CY22801	1	1–133	1–200	8-SOIC	Up to 3	No	No	No
CY22050	1	1–133	0.08–200	16-TSSOP	Up to 6	No	No	No
CY22150	1	1–133	0.08–200	16-TSSOP	Up to 6	No	No	Yes
CY25100	1	8–166	3–200	8-SOIC/TSSOP	Up to 2	Yes	No	No
CY25200	1	3–166	3–200	16-TSSOP	Up to 6	Yes	No	No
CY241V08	1	27/13.5	27/13.5	8-SOIC	Up to 2	No	Yes	No
CY22392	3	1–166	1–200	16-TSSOP	Up to 6	No	No	No
CY22381	3	1–166	1–200	8-SOIC	Up to 3	No	No	No
CY22393	3	1–166	1–200	16-TSSOP	Up to 6	No	No	Yes
CY22394/5	3	1–166	1–200	16-TSSOP	Up to 5	No	No	No
CY22388/89/91	4	1–100	4.2–166	16/20-TSSOP, 32-QFN	Up to 8	No	Yes	No

Table 2. Cypress Programmable Clocks^[1]

Note

The CY22800 and CY22801 are programmed using the programming dongle included in the CY36800 InstaClock Kit. The CY3672 programmer are used to program all other Cypress Programmable Clocks.



Absolute Maximum Conditions

Parameter	Description	Min	Max	Unit
V _{DD}	Supply Voltage	-0.5	4.6	V
Τ _S	Storage Temperature	-65	150	°C
TJ	Junction Temperature	_	125	°C
V _{IO}	Input and Output Voltage	V _{SS} -0.5	V _{DD} + 0.5	V
ESD	Electro-Static Discharge Voltage per MIL-STD-833, Method 3015	2000	-	V

Recommended Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V _{DD}	Operating Voltage	3.14	3.3	3.47	V
T _A	Ambient Temperature, Commercial Grade	0	-	70	°C
	Ambient Temperature, Industrial Grade	-40		85	°C
C _{LOAD}	Max. Load Capacitance on the CLK output	-	-	15	pF
t _{PU}	Power up time for VDD to reach minimum specified voltage (power ramps must be monotonic)	0.05	_	500	ms

Recommended Crystal Specifications

Parameter	Name	Description	Min	Тур	Max	Unit
F _{NOM}	Nominal Crystal Frequency	Parallel resonance, fundamental mode, and AT cut	8	-	30	MHz
C _{LNOM}	Nominal Load Capacitance		6	-	30	pF
R ₁	Equivalent Series Resistance (ESR)	Fundamental mode	-	35	50	Ω
DL	Crystal Drive Level	No external series resistor assumed	-	0.5	2	mW

DC Electrical Specifications^[2]

Parameter	Name	Description	Min	Тур	Max	Unit
I _{ОН}	Output High Current	$V_{OH} = V_{DD} - 0.5$, $V_{DD} = 3.3V$ (source)	12	24	-	mA
I _{OL}	Output Low Current	$V_{OL} = 0.5, V_{DD} = 3.3V \text{ (sink)}$	12	24	-	mA
V _{IH}	Input High Voltage		0.7*V _{DD}	-	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage		$V_{SS} - 0.3$	-	0.3*V _{DD}	V
C _{IN1}	Input Capacitance	All input pins except XIN and XOUT	-	-	7	pF
C _{IN2}	Input Capacitance	XIN and XOUT pins	-	24	-	pF
I _{DD} ^[3, 4]	V _{DD} Supply Current		-	70	-	mA

Notes

- Not 100% tested, guaranteed by design.
 I_{DD} current specified for three CLK outputs running at 100 MHz.
 Use CyClocksRT to calculate actual I_{DD} for specific output frequency configurations.




AC Electrical Characteristics^[2]

Parameter	Name	Description	Min	Тур	Max	Unit
f _{REFC}	Reference Frequency - crystal		8	_	30	MHz
f _{REFD}	Reference Frequency - driven		1	-	133	MHz
fout	Output Frequency, Commercial Grade		1	-	200	MHz
	Output Frequency, Industrial Grade		1	-	166.6	MHz
DC	Output Duty Cycle	Duty Cycle is defined in Figure 4, 50% of V_{DD}	45	50	55	%
t ₃	Output Rising Edge Slew Rate	20% - 80% of V _{DD}	0.8	1.4	-	V/ns
t ₄	Output Falling Edge Slew Rate	80% - 20% of V _{DD}	0.8	1.4	-	V/ns
t ₅ ^[5]	Skew	Output-output skew between related outputs	-	-	250	ps
t ₆ [6]	Clock Jitter	Peak-to-peak period jitter	_	250	_	ps
t ₁₀	PLL Lock Time		-	-	3	ms

Test Circuit

Figure 3. Test Circuit Diagram



Timing Definitions

Figure 4. Duty Cycle Definition; DC = t2/t1





Figure 5. Rise and Fall Time Definitions



Notes

- 5. Skew value guaranteed when outputs are generated from the same divider bank.
- 6. Jitter measurement may vary. Actual jitter is dependent on input jitter and edge rate, number of active outputs, input and output frequencies, supply voltage, temperature, and output load. For more information, refer to the application note, *Jitter in PLL-based Systems: Causes, Effects, and Solutions.*



Ordering Information

Ordering Code	Package Type	Operating Range	Operating Voltage
CY22801FXC ^[7]	8-Pin SOIC	Commercial, 0°C to 70°C	3.3V
CY22801FXI ^[7]	8-Pin SOIC	Industrial, – 40°C to 85°C	3.3V
CY22801SXC-xxx ^[7, 8]	8-Pin SOIC	Commercial, 0°C to 70°C	3.3V
CY22801SXC-xxxT ^[7, 8]	8-Pin SOIC-Tape and Reel	Commercial, 0°C to 70°C	3.3V
CY22801KFXC	8-Pin SOIC	Commercial, 0°C to 70°C	3.3V
CY22801KFXCT	8-Pin SOIC-Tape and Reel	Commercial, 0°C to 70°C	3.3V
CY22801KFXI	8-Pin SOIC	Industrial, - 40°C to 85°C	3.3V
CY22801KFXIT	8-Pin SOIC-Tape and Reel	Industrial, - 40°C to 85°C	3.3V
CY22801KSXC-xxx ^[8]	8-Pin SOIC	Commercial, 0°C to 70°C	3.3V
CY22801KSXC-xxxT ^[8]	8-Pin SOIC-Tape and Reel	Commercial, 0°C to 70°C	3.3V
CY22801KSXI-xxx ^[8]	8-Pin SOIC	Industrial, – 40°C to 85°C	3.3V
CY22801KSXI-xxxT ^[8]	8-Pin SOIC-Tape and Reel	Industrial, – 40°C to 85°C	3.3V

Package Diagram




Figure 6. 8-Pin (150-Mil) SOIC SZ08

51-85066-*C

Notes

7. Not recommended for new designs.

BSC

Ordering codes with "xxx" are factory-programmed configurations. Factory programming is available for high volume orders. For more details, contact your local Cypress field application engineer or Cypress sales representative. 8.



Document History Page

	Document Title: CY22801 Universal Programmable Clock Generator (UPCG) Document Number: 001-15571						
REV.	ECN NO.	Orig. of Change	Submission Date	Description of Change			
**	1058080	KVM/ KKVTMP	05/10/07	New data sheet			
*A	2440787	AESA	05/16/08	Updated template. Added Note 7 and 8. Added existing part numbers CY22801FXCT, CY22801FXI, CY22801FXIT, CY22801SXC-xxx and CY22801SXC-xxxT in ordering information table. Added new part numbers CY22801KFXC, CY22801KFXCT, CY22801KFXI, CY22801KFXIT, CY22801KSXC-xxx and CY22801KSXC-xxxT.			
*В	2724806	KVM/ AESA	6/26/09	Add Industrial Grade Ambient Temperature to Recommended Operating Conditions. Add separate Fout max limit for industrial temp. Add temperature ranges to the Ordering Information Table. Remove CY22801FXCT and CY22801FXIT from Ordering Information Table. Add CY22801KSXI-xxx and CY22801KSXI-xxxT to Ordering Information Table. Correct package reference from S8 to SZ08.			

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-15571 Rev. *B

Revised March 12, 2009

Page 7 of 7

CyClocksRT, CyberClocks, and InstaClock are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.