CYV15G0101EQ
Part | Datasheet |
---|---|
![]() |
CYV15G0101EQ-SXC (pdf) |
PDF Datasheet Preview |
---|
CYV15G0101EQ Multi Rate Video Cable Equalizer • Multi rate adaptive equalization • Operates from 143 to 1485 Mbps serial data rate • SMPTE 292M, SMPTE 344M, and SMPTE 259M compliant • Supports DVB-ASI at 270 Mbps • Cable length indicator for HD-SDI and SD-SDI data rates • Maximum cable length adjustment for HD-SDI and SD-SDI data rates • Carrier detect and mute functionality for HD-SDI and SD-SDI data rates • Equalizer bypass mode • Seamless connection with HOTLink II family • Equalizes up to 350m of Canare L-5CFB and Belden 1694A coaxial cable at 270 Mbps • Typically equalizes up to 200m of Canare L-5CFB and Belden 1694A coaxial cable at Gbps • Low power 160 mW at 3.3V • Single 3.3V supply • 16-pin SOIC • um CMOS technology • Pb-free and RoHS compliant • Uses Cypress CLEANLink technology • Pin compatible to existing equalizer devices Functional Description The CYV15G0101EQ is a multi rate adaptive equalizer designed to equalize and restore signals received over 75Ω coaxial cable. The equalizer meets SMPTE 292M, SMPTE 344M, and SMPTE 259M data rates. The CYV15G0101EQ is optimized to equalize up to 350m of Belden 1694A coaxial cable at 270 Mbps and typically up to 200m of Belden 1694A coaxial cable at Gbps. The CYV15G0101EQ connects seamlessly to the HOTLink II family of transceivers. The CYV15G0101EQ has DC restoration to compensate for the DC content of the SMPTE pathological patterns. A cable length indicator CLI provides an indication of the cable length being equalized at HD-SDI and SD-SDI data rates. The maximum cable length adjust MCLADJ sets the approximate maximum cable length to equalize at SD and HD data rates. The CYV15G0101EQ’s differential serial outputs SDO, SDO mute when the approximate cable length set by MCLADJ is reached. CD/MUTE is a bidirectional pin that provides an indication of the signal present at the equalizer inputs. It also controls muting the outputs of the equalizer at HD and SD data rates. Power consumption is typically 160 mW at 3.3V. Equalizer System Connection Diagram HOTLink II Serializer Cable Driver Serial Links Copper Cable Connections CYV15G0101EQ Multi Rate Cable Equalizer HOTLink II Deserializer • San Jose, CA 95134-1709 • 408-943-2600 [+] Feedback CYV15G0101EQ Equalizer Block Diagram MCLADJ CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram Cable Length Analog Adjustor and Mute Threshold Block Carrier Detect and Mute Control Block DC Restore SDI, SDI Equalizer Differential Output MUTE CD BYPASS SDO, SDO Pinouts Figure Pin Diagram - 16 Pin SOIC Top View CLI VCC 2 GND 3 SDI 4 SDI 5 GND 6 AGC+ 7 AGC- 8 CYV15G0101EQ 16 CD/MUTE 15 VCC 14 GND 13 SDO 12 SDO 11 GND 10 MCLADJ 9 BYPASS Ordering Information Ordering Code CYV15G0101EQ-SXC Package Dimension CYV15G0101EQ Package Name Package Type SZ16.15 Pb-free 16-Pin 150 Mil SOIC Operating Range 0 to 70°C Figure 16-Pin 150 Mil SOIC S16.15 51-85068-*B Page 9 of 10 [+] Feedback CYV15G0101EQ Document History Page Document Title CYV15G0101EQ Multi Rate Video Cable Equalizer Document Number 001-04184 ECN NO. ISSUE DATE ORIG. OF CHANGE DESCRIPTION OF CHANGE 389196 SEE ECN New preliminary datasheet 394763 SEE ECN Updated preliminary datasheet for release to the internet 431556 SEE ECN Changed AC and DC parameters 504487 SEE ECN Updated AC and DC parameters. Changed datasheet status from preliminary to final 514998 SEE ECN Fixed typo in diagrams on page 2 1396423 SEE ECN UKK/AESA Updated AC and DC electrical characteristics and pin description of MCLADJ and CD. Cypress Semiconductor Corporation, The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code software and/or firmware is owned by Cypress Semiconductor Corporation Cypress and is protected by and subject to worldwide patent protection United States and foreign , United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Page 10 of 10 PSoC Designer , Programmable System-on-Chip , and PSoC Express are trademarks and is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. HOTLink II is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback |
More datasheets: G881B12102KEU | G881B11102KEU | G881B02102KEU | G881B10102KEU | G881B09102KEU | G881B06102KEU | G881B03102KEU | B39961B4005Z810 | 1363-2SURC/S530-A3 | TBF-PO |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CYV15G0101EQ-SXC Datasheet file may be downloaded here without warranties.