CYP15G0101DXB-BBI

CYP15G0101DXB-BBI Datasheet


CYP15G0101DXB CYV15G0101DXB CYW15G0101DXB

Part Datasheet
CYP15G0101DXB-BBI CYP15G0101DXB-BBI CYP15G0101DXB-BBI (pdf)
Related Parts Information
CYV15G0101DXB-BBXI CYV15G0101DXB-BBXI CYV15G0101DXB-BBXI
CYW15G0101DXB-BBI CYW15G0101DXB-BBI CYW15G0101DXB-BBI
CYV15G0101DXB-BBI CYV15G0101DXB-BBI CYV15G0101DXB-BBI
CYW15G0101DXB-BBXI CYW15G0101DXB-BBXI CYW15G0101DXB-BBXI
CYV15G0101DXB-BBC CYV15G0101DXB-BBC CYV15G0101DXB-BBC
CYW15G0101DXB-BBC CYW15G0101DXB-BBC CYW15G0101DXB-BBC
PDF Datasheet Preview
CYP15G0101DXB CYV15G0101DXB CYW15G0101DXB

Single-channel HOTLink II Transceiver
• Second-generation technology
• Compliant to multiple standards

DVB-ASI, Fibre Channel and Gigabit Ethernet IEEE802.3z

CPRI compliant

CYW15G0101DXB compliant to OBSAI-RP3

CYV15G0101DXB compliant to SMPTE 259M and SMPTE 292M
8B/10B encoded or 10-bit unencoded data
• Single-channel transceiver operates from 195 to
1500 MBaud serial data rate CYW15G0101DXB operates from 195 to 1540 MBaud
• Selectable parity check/generate
• Selectable input clocking options
• Selectable output clocking options
• MultiFrame Receive Framer

Bit and Byte alignment

Comma or full K28.5 detect

Single- or Multi-Byte framer for byte alignment

Low-latency option
• Synchronous LVTTL parallel input and parallel output
interface
• Internal phase-locked loops PLLs with no external

PLL components
• Dual differential PECL-compatible serial inputs

Internal DC-restoration
• Dual differential PECL-compatible serial outputs

Source matched for driving transmission lines

No external bias resistors required

Signaling-rate controlled edge-rates
• Optional Elasticity Buffer in Receive Path
• Optional Phase Align Buffer in Transmit Path
• Compatible with

Fiber-optic modules

Copper cables

Circuit board traces
• JTAG boundary scan
• Built-In Self-Test BIST for at-speed link testing
• Per-channel Link Quality Indicator

Analog signal detect

Digital signal detect
• Low power 1.25W 3.3V typical
• Single 3.3V supply
• 100-ball BGA
• Pb-Free package option available
• BiCMOS technology

Functional Description

The CYP V 15G0101DXB[1] single-channel HOTLink II transceiver is a point-to-point communications building block allowing the transfer of data over a high-speed serial link optical fiber, balanced, and unbalanced copper transmission lines at signaling speeds ranging from 195 to 1500 MBaud.

The transmit channel accepts parallel characters in an Input Register, encodes each character for transport, and converts it to serial data. The receive channel accepts serial data and converts it to parallel data, frames the data to character boundaries, decodes the framed characters into data and special characters, and presents these characters to an Output Register. Figure 1 illustrates typical connections between independent host systems and corresponding CYP V W 15G0101DXB parts. As a second-generation HOTLink device, the CYP V W 15G0101DXB extends the HOTLink II family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility data, command, and BIST with other HOTLink devices.

System Host CYP V W 15G0101DXB CYP V W 15G0101DXB

System Host

Serial Link

Backplane or Cabled Connections

Figure HOTLink II System Connections

Note:

CYV15G0101DXB refers to SMPTE 259M and SMPTE 292M compliant devices. CYW15G0101DXB refers to OBSAI RP3 compliant devices maximum operating data rate is 1540 MBaud . CYP15G0101DXB refers to devices not compliant to SMPTE 259M and SMPTE 292M pathological test requirements and also OBSAI RP3 operating datarate of 1536 MBaud. CYP V W 15G0101DXB refers to all three devices.

Cypress Semiconductor Corporation
• 3901 North First Street
• San Jose, CA 95134
• 408-943-2600
[+] Feedback

The CYW15G0101DXB[1] operates from 195 to 1540 MBaud, which includes operation at the OBSAI RP3 datarate of both 1536 MBaud and 768 MBaud.
The following information describes how the tables are used for both generating valid Transmission Characters encoding and checking the validity of received Transmission Characters decoding . It also specifies the ordering rules to be followed when transmitting the bits within a character and the characters within any higher-level constructs specified by a standard.

Transmission Order

Within the definition of the 8B/10B Transmission Code, the bit positions of the Transmission Characters are labeled a, b, c, d, e, i, f, g, h, j. Bit “a” is transmitted first followed by bits b, c, d, e, i, f, g, h, and j in that order.

Note that bit i is transmitted between bit e and bit f, rather than in alphabetical order.

Valid and Invalid Transmission Characters

The following tables define the valid Data Characters and valid Special Characters K characters , respectively. The tables are used for both generating valid Transmission Characters and checking the validity of received Transmission Characters. In the tables, each Valid-Data-byte or Special-Character-code entry has two columns that represent two Transmission Characters. The two columns correspond to the current value of the running disparity. Running disparity is a binary parameter with either a negative or positive + value.

After powering on, the Transmitter may assume either a positive or negative value for its initial running disparity. Upon transmission of any Transmission Character, the transmitter will select the proper version of the Transmission Character

Page 31 of 39
[+] Feedback

CYP15G0101DXB CYV15G0101DXB CYW15G0101DXB
based on the current running disparity value, and the Transmitter calculates a new value for its running disparity based on the contents of the transmitted character. Special Character codes C1.7 and C2.7 can be used to force the transmission of a specific Special Character with a specific running disparity as required for some special sequences in X3.230.

After powering on, the Receiver may assume either a positive or negative value for its initial running disparity. Upon reception of any Transmission Character, the Receiver decides whether the Transmission Character is valid or invalid according to the following rules and tables and calculates a new value for its Running Disparity based on the contents of the received character.

The following rules for running disparity are used to calculate the new running-disparity value for Transmission Characters that have been transmitted Transmitter’s running disparity and that have been received Receiver’s running disparity .

Running disparity for a Transmission Character is calculated from sub-blocks, where the first six bits abcdei form one sub-block and the second four bits fghj form the other sub-block. Running disparity at the beginning of the six-bit sub-block is the running disparity at the end of the previous Transmission Character. Running disparity at the beginning of the four-bit sub-block is the running disparity at the end of the six-bit sub-block. Running disparity at the end of the Transmission Character is the running disparity at the end of the four-bit sub-block.

Running disparity for the sub-blocks is calculated as follows:

Running disparity at the end of any sub-block is positive if the sub-block contains more ones than zeros. It is also positive at the end of the six-bit sub-block if the six-bit sub-block is 000111, and it is positive at the end of the four-bit sub-block if the four-bit sub-block is

Running disparity at the end of any sub-block is negative if the sub-block contains more zeros than ones. It is also negative at the end of the six-bit sub-block if the six-bit sub-block is 111000, and it is negative at the end of the four-bit sub-block if the four-bit sub-block is

Otherwise, running disparity at the end of the sub-block is the same as at the beginning of the sub-block.

Use of the Tables for Generating Transmission Characters

The appropriate entry in the table is found for the Valid Data byte or the Special Character byte for which a Transmission Character is to be generated encoded . The current value of the Transmitter’s running disparity is used to select the Transmission Character from its corresponding column. For each

Transmission Character transmitted, a new value of the running disparity is calculated. This new value is used as the Transmitter’s current running disparity for the next Valid Data byte or Special Character byte to be encoded and transmitted. Table 18 shows naming notations and examples of valid transmission characters.

Use of the Tables for Checking the Validity of Received Transmission Characters

The column corresponding to the current value of the Receiver’s running disparity is searched for the received Transmission Character. If the received Transmission Character is found in the proper column, then the Transmission Character is valid and the Data byte or Special Character code is determined decoded . If the received Transmission Character is not found in that column, then the Transmission Character is invalid. This is called a code violation. Independent of the Transmission Character’s validity, the received Transmission Character is used to calculate a new value of running disparity. The new value is used as the Receiver’s current running disparity for the next received Transmission Character.

Table Valid Transmission Characters

Byte Name D0.0

Data DIN or QOUT 765 43210

Hex Value 00

D1.0
000 00001

D2.0
000 00010

D5.2
010 00101

D30.7
111 11110

D31.7

Detection of a code violation does not necessarily show that the Transmission Character in which the code violation was detected is in error. Code violations may result from a prior error that altered the running disparity of the bit stream which did not result in a detectable error at the Transmission Character in which the error occurred. Table 19 shows an example of this behavior.

Table Code Violations Resulting from Prior Errors

Character

Transmitted data character

D21.1
Ordering Information

Speed Standard OBSAI Standard OBSAI
Ordering Code CYP15G0101DXB-BBC CYP15G0101DXB-BBI CYV15G0101DXB-BBC CYV15G0101DXB-BBI CYW15G0101DXB-BBC CYW15G0101DXB-BBI CYP15G0101DXB-BBXC CYP15G0101DXB-BBXI CYV15G0101DXB-BBXC CYV15G0101DXB-BBXI CYW15G0101DXB-BBXC CYW15G0101DXB-BBXI

Package Name BB100

Package Diagram

Package Type 100-ball Grid Array 100-ball Grid Array 100-ball Grid Array 100-ball Grid Array 100-ball Grid Array 100-ball Grid Array Pb-Free 100-ball Grid Array Pb-Free 100-ball Grid Array Pb-Free 100-ball Grid Array Pb-Free 100-ball Grid Array Pb-Free 100-ball Grid Array Pb-Free 100-ball Grid Array

Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial

PIN 1 CORNER

A B C D E F G H J K
100-Ball Thin Ball Grid Array 11 x 11 x mm BB100

TOP VIEW 1 2 3 4 5 6 7 8 9 10

BOTTOM VIEW

M C M C A B Ø0.45±0.05 100X

PIN 1 CORNER
10 9 8 7 6 5 4 3 2 1

A B C D E F G H J K

SEATING PLANE C

MAX C

B 0.15 4X
51-85107-*B

HOTLink is a registered trademark, and HOTLink II and MultiFrame are trademarks, of Cypress Semiconductor Corporation. CPRI is a trademark of Siemens AG. IBM and ESCON are registered trademarks, and FICON is a trademark, of International Business Machines. All product and company names mentioned in this document are the trademarks of their respective holders.

Page 38 of 39

Cypress Semiconductor Corporation, 2005 The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
[+] Feedback

CYP15G0101DXB CYV15G0101DXB CYW15G0101DXB

Document History Page

Document Title CYP V W 15G0101DXB Single-channel HOTLink II Transceiver Document Number 38-02031

Orig. of ECN NO. Issue Date Change

Description of Change
113123 05/20/02

TPS New Data Sheet
119704 10/30/02

LNM Changed TXPER description

Changed TXCLKO description

Changed RXCKSEL to include RXCLKC+

Removed disparity reference from RFMODE

Removed the LOW setting for FRAMCHAR and related references

Removed references to ATM transport

Changed the IOST boundary values Changed VODIF and VOLC for CML output Changed the tTXCLKR and tTXCLKF min. values Changed tTXDS, tTXDH, tTREFDS, and tTREFDH Changed and tREFCDV+ Changed the JTAG ID from 0C804069 to 1C804069
More datasheets: MS4024F | MS4012F | MS4015F | CY28158OXCT | CY28158OXC | CYV15G0101DXB-BBXI | CYW15G0101DXB-BBI | CYV15G0101DXB-BBI | CYW15G0101DXB-BBXI | CYV15G0101DXB-BBC


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CYP15G0101DXB-BBI Datasheet file may be downloaded here without warranties.

Datasheet ID: CYP15G0101DXB-BBI 508215