CY8C3444LTI-113

CY8C3444LTI-113 Datasheet


PRELIMINARY 3 CY8C34 Family Data Sheet

Part Datasheet
CY8C3444LTI-113 CY8C3444LTI-113 CY8C3444LTI-113 (pdf)
Related Parts Information
CY8C3444AXI-106 CY8C3444AXI-106 CY8C3444AXI-106
CY8C3444PVI-103 CY8C3444PVI-103 CY8C3444PVI-103
CY8C3444PVI-101 CY8C3444PVI-101 CY8C3444PVI-101
CY8C3444LTI-120 CY8C3444LTI-120 CY8C3444LTI-120
CY8C3444LTI-114 CY8C3444LTI-114 CY8C3444LTI-114
CY8C3444LTI-112 CY8C3444LTI-112 CY8C3444LTI-112
CY8C3444LTI-111 CY8C3444LTI-111 CY8C3444LTI-111
CY8C3444AXI-117 CY8C3444AXI-117 CY8C3444AXI-117
CY8C3445LTI-087 CY8C3445LTI-087 CY8C3445LTI-087
CY8C3444AXI-096 CY8C3444AXI-096 CY8C3444AXI-096
CY8C3444LTI-109 CY8C3444LTI-109 CY8C3444LTI-109
CY8C3446AXI-098 CY8C3446AXI-098 CY8C3446AXI-098
CY8C3446PVI-092 CY8C3446PVI-092 CY8C3446PVI-092
CY8C3446PVI-091 CY8C3446PVI-091 CY8C3446PVI-091
CY8C3446PVI-082 CY8C3446PVI-082 CY8C3446PVI-082
CY8C3446LTI-084 CY8C3446LTI-084 CY8C3446LTI-084
CY8C3446LTI-075 CY8C3446LTI-075 CY8C3446LTI-075
CY8C3446LTI-072 CY8C3446LTI-072 CY8C3446LTI-072
CY8C3444PVI-118 CY8C3444PVI-118 CY8C3444PVI-118
CY8C3446AXI-115 CY8C3446AXI-115 CY8C3446AXI-115
CY8C3445AXI-107 CY8C3445AXI-107 CY8C3445AXI-107
CY8C3445PVI-088 CY8C3445PVI-088 CY8C3445PVI-088
CY8C3445PVI-077 CY8C3445PVI-077 CY8C3445PVI-077
CY8C3445LTI-095 CY8C3445LTI-095 CY8C3445LTI-095
CY8C3445LTI-093 CY8C3445LTI-093 CY8C3445LTI-093
CY8C3445LTI-089 CY8C3445LTI-089 CY8C3445LTI-089
CY8C3445AXI-097 CY8C3445AXI-097 CY8C3445AXI-097
CY8C3446LTI-071 CY8C3446LTI-071 CY8C3446LTI-071
CY8C3445LTI-086 CY8C3445LTI-086 CY8C3445LTI-086
CY8C3444AXI-116 CY8C3444AXI-116 CY8C3444AXI-116
PDF Datasheet Preview
PRELIMINARY 3 CY8C34 Family Data Sheet

Programmable System-on-Chip

With its unique array of configurable blocks, 3 is a true system level solution providing MCU, memory, analog, and digital peripheral functions in a single chip. The CY8C34 family offers a modern method of signal acquisition, signal processing, and control with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples near DC voltages to ultrasonic signals. The CY8C34 family can handle dozens of data acquisition channels and analog inputs on every GPIO pin. The CY8C34 family is also a high performance configurable digital system with some part numbers including interfaces such as USB, multi-master I2C, and CAN. In addition to communication interfaces, the CY8C34 family has an easy to configure logic array, flexible routing to all I/O pins, and a high performance single cycle 8051 microprocessor core. Designers can easily create system level designs using a rich library of prebuilt components and boolean primitives using Creator , a hierarchical schematic design entry tool. The CY8C34 family provides unparalleled opportunities for analog and digital bill of materials integration while easily accommodating last minute design changes through simple firmware updates.
- Single cycle 8051 CPU core

DC to 50 MHz operation Multiply and divide instructions Flash program memory, up to 64 KB, 100,000 write cycles,
20 years retention, multiple security features Up to 8 KB flash ECC or configuration storage Up to 8 KB SRAM memory Up to 2 KB EEPROM memory, 1M cycles, 20 years retention 24 channel DMA with multilayer AHB bus access
• Programmable chained descriptors and priorities
• High bandwidth 32-bit transfer support
- Low voltage, ultra low power

Wide operating voltage range 0.5V to 5.5V High efficiency boost regulator from 0.5V input to 1.8V-5.0V
output mA at 3 MHz, mA at 6 MHz, mA at 50 MHz Low power modes including:
• 1 µA sleep mode with real time clock and low voltage detect LVD interrupt
• 200 nA hibernate mode with RAM retention
- Versatile I/O system 28 to 72 I/O 62 GPIO, 8 SIO, 2 USBIO[1] Any GPIO to any digital or analog peripheral routability LCD direct drive from any GPIO, up to 46x16 segments[1] support from any GPIO[4] 1.2V to 5.5V I/O interface voltages, up to 4 domains Maskable, independent IRQ on any pin or port Schmitt trigger TTL inputs All GPIO configurable as open drain high/low, pull up/down, High-Z, or strong output Configurable GPIO pin state at power on reset POR 25 mA sink on SIO
- Digital peripherals
16 to 24 programmable PLD based Universal Digital Blocks Full CAN 2.0b 16 RX, 8 TX buffers[1] Full-speed FS USB 12 Mbps using internal oscillator[1] Up to four 16-bit configurable timer, counter, and PWM blocks Library of standard peripherals
• 8, 16, 24, and 32-bit timers, counters, and PWMs
• SPI, UART, I2C
• Many others available in catalog

Library of advanced peripherals
• Cyclic Redundancy Check CRC
• Pseudo Random Sequence PRS generator
• LIN Bus
• Quadrature decoder - Analog peripherals 1.71V Vdda 5.5V
1.024V±0.9% internal voltage reference across -40°C to +85°C 14 ppm/°C

Configurable Delta-Sigma ADC with 12-bit resolution
• Programmable gain stage x0.25 to x16
• 12-bit mode, 192 ksps, 70 dB SNR, 1 bit INL/DNL

Two 8-bit, 8 Msps IDACs or 1 Msps VDACs Four comparators with 75 ns response time Two uncommitted opamps with 25 mA drive capability Two configurable multifunction analog blocks. Example con-
figurations are PGA, TIA, Mixer, and Sample and Hold CapSense support
- Programming, debug, and trace

JTAG 4 wire , Serial Wire Debug SWD 2 wire , and Single Wire Viewer SWV interfaces
8 address and 1 data breakpoint 4 KB instruction trace buffer Bootloader programming supportable through I2C, SPI,

UART, USB, and other interfaces
- Precision, programmable clocking
3 to 24 MHz internal oscillator over full temperature and voltage range
4 to 33 MHz crystal oscillator for crystal PPM accuracy Internal PLL clock generation up to 50 MHz kHz watch crystal oscillator Low power internal oscillator at 1, 33, and 100 kHz
- Temperature and packaging
-40°C to +85°C degrees industrial temperature 48-pin SSOP, 48-pin QFN, 68-pin QFN, and 100-pin TQFP
package options
Note This feature on select devices only. See Ordering Information on page 92 for details.
• 198 Champion Court
, San Jose CA 95134-1709
408-943-2600
[+] Feedback
3 CY8C34 Family Data

Content Overview

ARCHITECTURAL OVERVIEW 3

PINOUTS 5

PIN DESCRIPTIONS 10

CPU 11 8051 CPU 11 Addressing Modes 11 Instruction Set 11 DMA and PHUB 15 Interrupt Controller 17

MEMORY 18 Static RAM 18 Flash Program Memory 18 Flash Security 18 EEPROM 18 External Memory Interface 18 Memory Map 19

SYSTEM INTEGRATION 21 Clocking System 21 Power System 25 Reset 28 I/O System and Routing 29

DIGITAL SUBSYSTEM 35 Example Peripherals 35 Universal Digital Block 39 UDB Array Description 42 DSI Routing Interface Description 43 CAN 44 USB 46 Timers, Counters, and PWMs 47 I2C 47

ANALOG SUBSYSTEM 48 Analog Routing 49 Delta-Sigma ADC 51 Comparators 52 Opamps 53

Programmable SC/CT Blocks 53 LCD Direct Drive 55 CapSense 56 Temp Sensor 56 DAC 56 Up/Down Mixer 56 Sample and Hold 57

PROGRAMMING, DEBUG INTERFACES, RESOURCES 57 JTAG Interface 58 Serial Wire Debug Interface 58 Debug Features 58 Trace Features 58 Single Wire Viewer Interface 58 Programming Features 58 Device Security 58

DEVELOPMENT SUPPORT 59 Documentation 59 Online 59 Tools 59

ELECTRICAL SPECIFICATIONS 60 Absolute Maximum Ratings 60 Device Level Specifications 61 Power Regulators 64 Inputs and Outputs 66 Analog Peripherals 70 Digital Peripherals 79 Memory 82 PSoC System Resources 87 Clocking 89
ORDERING INFORMATION 92 Part Numbering Conventions 94

PACKAGING 95

SALES, SOLUTIONS, AND LEGAL INFORMATION 101

Page 2 of 101
[+] Feedback
3 CY8C34 Family Data

Architectural Overview

Introducing the CY8C34 family of ultra low power, flash Programmable System-on-Chip devices, part of a scalable 8-bit PSoC 3 and 32-bit 5 platform. The CY8C34 family provides configurable blocks of analog, digital, and interconnect circuitry around a CPU subsystem. The combination of a CPU with a very flexible analog subsystem, digital subsystem, routing, and I/O enables a high level of integration in a wide variety of consumer, industrial, and medical applications.

Figure Simplified Block Diagram
4- 33 MHz Optiona l

KHz Optiona l

SIOs

GPIOs

GPIOs

GPIOs

SYSTEM WIDE RESOURCES

Xtal Osc

RTC Timer

WDT and Wake

Clocking System

Power Management System

POR and LVD Sleep Power
1.8V LDO SMP

Clock Tree

Usage Example for UDB Sequencer

Digital Interconnect

Analog Interconnect

DIGITAL SYSTEM

Universal Digital Block Array 24x UDB
8- Bit Quadrature Decoder Timer
16- Bit 16- Bit PRS PWM

UDB I2C Slave

UDB 8- Bit SPI

UDB UART

UDB 12- Bit SPI

UDB 8- Bit Timer

Logic

Logic UDB
12- Bit PWM
4x Timer Counter PWM

Master/ Slave
Ordering Information

In addition to the features listed in Table 12-1, every CY8C34 device includes a precision on-chip voltage reference, precision oscillators, flash, ECC, DMA, a fixed function I2C, 4 KB trace RAM, JTAG/SWD programming and debug, external memory interface, and more. In addition to these features, the flexible UDBs and Analog Subsection support a wide range of peripherals. To assist you in selecting the ideal part, PSoC Creator makes a part recommendation after you choose the components required by your application. All CY8C34 derivatives incorporate device and flash security in user-selectable security levels see TRM for details.

Table CY8C34 Family with Single Cycle 8051

MCU Core

Analog

Digital

I/O[26]

Package JTAG ID[27]

CPU Speed MHz Flash KB SRAM KB EEPROM KB LCD Segment Drive ADC DAC Comparator SC/CT Analog Blocks[24] Opamps DFB CapSense UDBs[25] 16-bit Timer/PWM FS USB CAN 2.0b Total I/O GPIO SIO USBIO
16 KB Flash CY8C3444AXI-096 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - - 70 62 8 0 100-TQFP 0x0E060069 CY8C3444LTI-110 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - - 46 38 8 0 68-QFN 0x0E06E069 CY8C3444LTI-109 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - - 29 25 4 0 48-QFN 0x0E06D069 CY8C3444PVI-118 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - - 29 25 4 0 48-SSOP 0x0E076069 CY8C3444AXI-106 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - 72 62 8 2 100-TQFP 0x0E06A069 CY8C3444LTI-113 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - 48 38 8 2 68-QFN 0x0E071069 CY8C3444LTI-112 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - 31 25 4 2 48-QFN 0x0E070069 CY8C3444PVI-101 50 16 2 - 12-bit Del-Sig 2 4 2 - 16 4 - 31 25 4 2 48-SSOP 0x0E065069 CY8C3444AXI-116 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - - 70 62 8 0 100-TQFP 0x0E074069 CY8C3444LTI-111 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - - 46 38 8 0 68-QFN 0x0E06F069 CY8C3444LTI-119 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - - 29 25 4 0 48-QFN 0x0E077069 CY8C3444PVI-100 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - - 29 25 4 0 48-SSOP 0x0E064069 CY8C3444AXI-117 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - 72 62 8 2 100-TQFP 0x0E075069 CY8C3444LTI-114 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - 48 38 8 2 68-QFN 0x0E072069 CY8C3444LTI-120 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - 31 25 4 2 48-QFN 0x0E078069 CY8C3444PVI-103 50 16 2 12-bit Del-Sig 2 4 2 - 16 4 - 31 25 4 2 48-SSOP 0x0E067069 32 KB Flash CY8C3445AXI-104 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - - 70 62 8 0 100-TQFP 0x0E068069 CY8C3445LTI-086 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - - 46 38 8 0 68-QFN 0x0E056069 CY8C3445LTI-093 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - - 29 25 4 0 48-QFN 0x0E05D069 CY8C3445PVI-077 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - - 29 25 4 0 48-SSOP 0x0E04D069 CY8C3445AXI-107 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - 72 62 8 2 100-TQFP 0x0E06B069 CY8C3445LTI-095 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - 48 38 8 2 68-QFN 0x0E05F069 CY8C3445LTI-087 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - 31 25 4 2 48-QFN 0x0E057069 CY8C3445PVI-088 50 32 4 1 - 12-bit Del-Sig 2 4 2 - 20 4 - 31 25 4 2 48-SSOP 0x0E058069 CY8C3445AXI-097 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - - 70 62 8 0 100-TQFP 0x0E061069 CY8C3445LTI-079 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - - 46 38 8 0 68-QFN 0x0E04F069 CY8C3445LTI-078 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - - 29 25 4 0 48-QFN 0x0E04E069

Notes Analog blocks support a wide variety of functionality including TIA, PGA, and mixers. See the “Example Peripherals” section on page 35 for more information on how

Analog Blocks may be used. UDBs support a wide variety of functionality including SPI, LIN, UART, timer, counter, PWM, PRS, and others. Individual functions may use a fraction of a UDB or
multiple UDBs. Multiple functions can share a single UDB. See the “Example Peripherals” section on page 35 for more information on how UDBs may be used. The I/O Count includes all types of digital I/O GPIO, SIO, and the two USB I/O. See the ““I/O System and Routing” section on page 29” for details on the functionality
of each of these types of I/O. The JTAG ID has three major fields. The most significant nibble left digit is the version, followed by a 2 byte part number and a 3 nibble manufacturer ID.

Page 92 of 101
[+] Feedback

Table CY8C34 Family with Single Cycle 8051 continued

MCU Core

Analog
3 CY8C34 Family Data

Digital

I/O[26] Package JTAG ID[27]

CPU Speed MHz Flash KB SRAM KB EEPROM KB LCD Segment Drive ADC DAC Comparator SC/CT Analog Blocks[24] Opamps DFB CapSense UDBs[25] 16-bit Timer/PWM FS USB CAN 2.0b Total I/O GPIO SIO USBIO

CY8C3445PVI-094 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - - 29 25 4 0 48-SSOP 0x0E05E069 CY8C3445AXI-108 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - 72 62 8 2 100-TQFP 0x0E06C069 CY8C3445LTI-081 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - 48 38 8 2 68-QFN 0x0E051069 CY8C3445LTI-089 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - 31 25 4 2 48-QFN 0x0E059069 CY8C3445PVI-090 50 32 4 1 12-bit Del-Sig 2 4 2 - 20 4 - 31 25 4 2 48-SSOP 0x0E05A069 64 KB Flash CY8C3446AXI-115 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - - 70 62 8 0 100-TQFP 0x0E073069 CY8C3446LTI-072 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - - 46 38 8 0 68-QFN 0x0E048069 CY8C3446LTI-071 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - - 29 25 4 0 48-QFN 0x0E047069 CY8C3446PVI-082 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - - 29 25 4 0 48-SSOP 0x0E052069 CY8C3446AXI-098 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - 72 62 8 2 100-TQFP 0x0E062069 CY8C3446LTI-084 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - 48 38 8 2 68-QFN 0x0E054069 CY8C3446LTI-073 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - 31 25 4 2 48-QFN 0x0E049069 CY8C3446PVI-092 50 64 8 2 - 12-bit Del-Sig 2 4 2 - 24 4 - 31 25 4 2 48-SSOP 0x0E05C069 CY8C3446AXI-105 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - - 70 62 8 0 100-TQFP 0x0E069069 CY8C3446LTI-074 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - - 46 38 8 0 68-QFN 0x0E04A069 CY8C3446LTI-083 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - - 29 25 4 0 48-QFN 0x0E053069 CY8C3446PVI-091 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - - 29 25 4 0 48-SSOP 0x0E05B069 CY8C3446AXI-099 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - 72 62 8 2 100-TQFP 0x0E063069 CY8C3446LTI-085 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - 48 38 8 2 68-QFN 0x0E055069 CY8C3446LTI-075 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - 31 25 4 2 48-QFN 0x0E04B069 CY8C3446PVI-076 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - 31 25 4 2 48-SSOP 0x0E04C069 CY8C3446PVI-102 50 64 8 2 12-bit Del-Sig 2 4 2 - 24 4 - 29 25 4 0 48-SSOP 0x0E066069

Page 93 of 101
[+] Feedback
3 CY8C34 Family Data

Part Numbering Conventions

PSoC 3 devices follow the part numbering convention described below. All fields are single character alphanumeric 0, 1, 2, 9, A, B, Z unless stated otherwise.

CY8Cabcdefg-xxx
- a Architecture 3 PSoC 3 5 PSoC 5
- b Family Group within Architecture 4 CY8C34 family 6 CY8C36 family 8 CY8C38 family
- c Speed Grade 4 50 MHz 6 67 MHz
- d Flash Capacity 4 16 KB 5 32 KB 6 64 KB
- ef Package Code Two character alphanumeric AX TQFP LT QFN PV SSOP
- g Temperature Range C commercial I industrial A automotive
- xxx Peripheral Set Three character numeric No meaning is associated with these three characters.

Example
3 PSoC3 4 CY8C34 Family 4 50 MHz 6 64 KB PV SSOP I Industrial

Cypress Prefix Architecture

Family Group within Architecture Speed Grade
More datasheets: CMDA5CB7D1S | CMDA5AG7D1S | CMDA5DY7D1S | CMDA5AR7D1S | 80165 SL005 | CY8C3444AXI-106 | CY8C3444PVI-103 | CY8C3444PVI-101 | CY8C3444LTI-120 | CY8C3444LTI-114


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CY8C3444LTI-113 Datasheet file may be downloaded here without warranties.

Datasheet ID: CY8C3444LTI-113 508165