CY8C22113 and CY8C22213
Part | Datasheet |
---|---|
![]() |
CY8C22113-24SI (pdf) |
Related Parts | Information |
---|---|
![]() |
CY8C22213-24PI |
![]() |
CY8C22213-24SI |
![]() |
CY8C22113-24PI |
![]() |
CY8C22113-24SIT |
![]() |
CY8C22213-24PVIT |
![]() |
CY8C22213-24PVI |
![]() |
CY8C22213-24SIT |
![]() |
CY8C22213-24LFI |
PDF Datasheet Preview |
---|
PSoC Mixed Signal Array Final Data Sheet CY8C22113 and CY8C22213 • Powerful Harvard Architecture Processor M8C Processor Speeds to 24 MHz Low Power at High Speed to V Operating Voltage Industrial Temperature Range -40°C to +85°C • Advanced Peripherals PSoC Blocks 3 Rail-to-Rail Analog PSoC Blocks Provide - Up to 14-Bit ADCs - Up to 9-Bit DACs - Programmable Gain Amplifiers - Programmable Filters and Comparators 4 Digital PSoC Blocks Provide - 8- to 32-Bit Timers, Counters, and PWMs - CRC and PRS Modules - Full-Duplex UART - Masters or Slaves - Connectable to all GPIO Pins Complex Peripherals by Combining Blocks • Precision, Programmable Clocking Internal 24/48 MHz Oscillator High-Accuracy 24 MHz with Optional kHz Crystal and PLL Optional External Oscillator, up to 24 MHz Internal Oscillator for Watchdog and Sleep • Flexible On-Chip Memory 2K Bytes Flash Program Storage 50,000 Erase/Write Cycles 256 Bytes SRAM Data Storage In-System Serial Programming Partial Flash Updates Flexible Protection Modes EEPROM Emulation in Flash • Programmable Pin Configurations 25 mA Sink on all GPIO Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO Up to 8 Analog Inputs on GPIO One 30 mA Analog Outputs on GPIO Configurable Interrupt on all GPIO • Additional System Resources Slave, Master, and Multi-Master to 400 kHz Watchdog and Sleep Timers User-Configurable Low Voltage Detection Integrated Supervisory Circuit On-Chip Precision Voltage Reference • Complete Development Tools Free Development Software PSoC Designer Full-Featured, In-Circuit Emulator and Programmer Full Speed Emulation Complex Breakpoint Structure 128K Bytes Trace Memory PSoC CORE Port 1 Port Analog Drivers SYSTEM BUS Global Digital Interconnect Global Analog Interconnect SRAM 256 Bytes Interrupt Controller SROM Flash 2K CPU Core M8C Sleep and Watchdog Multiple Clock Sources Includes IMO, ILO, PLL, and ECO DIGITAL SYSTEM Digital Block Array 1 Row, 4 Blocks ANALOG SYSTEM Analog Block Array Analog Ref 1 Column, 3 Blocks Analog Input Muxing Digital Clocks POR and LVD Decimator System Resets SYSTEM RESOURCES Internal Voltage Ref. For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at Development Kits Development Kits are available from the following distributors Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at contains development kits, C compilers, and all accessories for PSoC development. Click on PSoC Programmable System-on-Chip to view a current list of available items. Tele-Training Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see Consultants Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: Technical Support PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at Application Notes A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to Development Tools The Cypress MicroSystems PSoC Designer is a Windows-based, integrated development environment for the Programmable System-on-Chip PSoC devices. The PSoC Designer IDE and application runs on Windows 98, Windows NT Windows 2000, Windows Millennium Me , or Windows XP. Reference the PSoC Designer Functional Flow diagram below. PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs. PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family. PSoCTM Designer Graphical Designer Interface Context Sensitive Help Commands Results Importable Design Database Device Database Application Database Project Database User Modules Library PSoCTM Designer Core Engine PSoC Configuration Sheet Manufacturing Information File Emulation Pod In-Circuit Emulator Device Programmer PSoC Designer Subsystems June 3, 2004 CY8C22x13 Final Data Sheet PSoC Overview PSoC Designer Software Subsystems Device Editor Ordering Information 35 Ordering Code Definitions 35 June 3, 2004 Pin Information This chapter describes, lists, and illustrates the CY8C22x13 PSoC device pins and pinout configurations. Pinouts The CY8C22x13 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin labeled with a “P” is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO. 8-Pin Part Pinout Table 8-Pin Part Pinout PDIP, SOIC Type No. Digital Analog Name IO P0[5] Analog column mux input and column output. I P0[3] Analog column mux input. P1[1] Crystal Input XTALin , I2C Serial Clock SCL Power Ground connection. P1[0] Crystal Output XTALout , I2C Serial Data SDA I P0[2] Analog column mux input. I P0[4] Analog column mux input. Power Supply voltage. LEGEND A = Analog, I = Input, and O = Output. CY8C22113 8-Pin PSoC Device AIO, P0[5] AI, P0[3] I2C SCL, XTALin, P1[1] Vss 2PDIP7 3SOIC6 Vdd P0[4], AI P0[2], AI P1[0], XTALout, I2C SDA 20-Pin Part Pinout Table 20-Pin Part Pinout PDIP, SSOP, SOIC Type No. Digital Analog Name I P0[7] Analog column mux input. IO P0[5] Analog column mux input and column output. I P0[3] Analog column mux input. I P0[1] Analog column mux input. Power Ground connection. P1[7] I2C Serial Clock SCL P1[5] P1[3] I2C Serial Data SDA Power P1[1] Vss Ordering Information The following table lists the CY8C22x13 PSoC Device family’s key package features and ordering codes. Table CY8C22x13 PSoC Device Family Key Features and Ordering Information Package Ordering Code Flash Kbytes RAM Bytes Switch Mode Pump Temperature Range Digital Blocks Rows of 4 Analog Blocks Columns of 3 Digital IO Pins Analog Inputs Analog Outputs XRES Pin 8 Pin 300 Mil DIP 8 Pin 150 Mil SOIC 8 Pin 150 Mil SOIC Tape and Reel 20 Pin 300 Mil DIP 20 Pin 210 Mil SSOP 20 Pin 210 Mil SSOP Tape and Reel 20 Pin 300 Mil SOIC 20 Pin 300 Mil SOIC Tape and Reel 32 Pin 5x5 mm MLF CY8C22113-24PI CY8C22113-24SI CY8C22113-24SIT CY8C22213-24PI CY8C22213-24PVI CY8C22213-24PVIT CY8C22213-24SI CY8C22213-24SIT CY8C22213-24LFI 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 2 256 No -40C to +85C 4 3 16 8 3 16 8 3 16 8 3 16 8 3 16 8 3 16 8 1 No 1 No 1 No 1 Yes 1 Yes 1 Yes 1 Yes 1 Yes 1 Yes Ordering Code Definitions CY 8 C 22 xxx-SPxx Package Type P = PDIP S = SOIC PV = SSOP LF = MLF A = TQFP Thermal Rating C = Commercial I = Industrial E = Extended Speed 24 MHz Family Code Technology Code C = CMOS Marketing Code 8 = Cypress MicroSystems Company ID CY = Cypress June 3, 2004 Sales and Company Information To obtain information about Cypress MicroSystems or PSoC sales and technical support, reference the following information or go to the section titled “Getting Started” on page 4 in this document. Cypress MicroSystems 2700 162nd Street SW Building D Lynnwood, WA 98037 Phone: Facsimile: Web Sites Company Information Sales Technical Support Document Title: CY8C22113 and CY8C22213 PSoC Mixed Signal Array Final Data Sheet Document Number 38-12009 ECN # Issue Date Origin of Change Description of Change 128180 06/30/2003 New Silicon. New document Advanced Data Sheet two page product brief . 129202 09/16/2003 NWJ New document Preliminary Data Sheet 300 page product detail . 130127 10/15/2003 NWJ 131679 12/05/2003 NWJ Changes to Electrical Specifications section, Miscellaneous changes to I2C, GDI, RDI, Registers, and Digital Block chapters. 131803 12/22/2003 NWJ Changes to Electrical Specifications and miscellaneous small changes throughout the data sheet. 229421 06/03/2004 SFV New data sheet format and organization. Reference the PSoC Mixed Signal Array Technical Reference Manual for additional information. Title change. Distribution External/Public |
More datasheets: CFVED-A7BP-311.04TS | CFVED-A7BP-622.08TS | CFVED-A7BP-155.52TS | CFVED-A7BP-156.25TS | CFVED-A7BP-212.5TS | CY8C22213-24PI | CY8C22213-24SI | CY8C22113-24PI | CY8C22113-24SIT | CY8C22213-24PVIT |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CY8C22113-24SI Datasheet file may be downloaded here without warranties.