CY7C109BN-15ZXC
CY7C109BN-15ZXC Datasheet
CY7C109BN CY7C1009BN
| Part | Datasheet |
|---|---|
CY7C109BN-15ZXC |
CY7C109BN-15ZXC (pdf) |
| Related Parts | Information |
|---|---|
CY7C109BN-15ZXCT |
CY7C109BN-15ZXCT |
CY7C109BN-20ZXC |
CY7C109BN-20ZXC |
CY7C109BN-20ZXCT |
CY7C109BN-20ZXCT |
CY7C109BN-12ZXCT |
CY7C109BN-12ZXCT |
CY7C109BN-12ZXC |
CY7C109BN-12ZXC |
CY7C109BNL-15VC |
CY7C109BNL-15VC |
| PDF Datasheet Preview |
|---|
| CY7C109BN CY7C1009BN 128K x 8 Static RAM • High speed tAA = 12 ns • Low active power 495 mW max. 12 ns • Low CMOS standby power 55 mW max. 4 mW • 2.0V Data Retention • Automatic power-down when deselected • TTL-compatible inputs and outputs • Easy memory expansion with CE1, CE2, and OE options Functional Description[1] The CY7C109BN/CY7C1009BN is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable CE1 , an active HIGH Chip Enable CE2 , an active LOW Output Enable OE , and three-state drivers. Writing to the device is accomplished by taking Chip Enable One CE1 and Write Enable WE inputs LOW and Chip Enable Two CE2 input HIGH. Data on the eight I/O pins I/O0 through I/O7 is then written into the location specified on the address pins A0 through A16 . Reading from the device is accomplished by taking Chip Enable One CE1 and Output Enable OE LOW while forcing Write Enable WE and Chip Enable Two CE2 HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. The eight input/output pins I/O0 through I/O7 are placed in a high-impedance state when the device is deselected CE1 HIGH or CE2 LOW , the outputs are disabled OE HIGH , or during a write operation CE1 LOW, CE2 HIGH, and WE LOW . The CY7C109BN is available in standard 400-mil-wide SOJ and 32-pin TSOP type I packages. The CY7C1009BN is available in a 300-mil-wide SOJ package. The CY7C1009BN and CY7C109BN are functionally equivalent in all other respects. Logic Block Diagram Pin Configurations SOJ Top View A0 A1 A2 A3 A4 A5 A6 A7 A8 CE1 CE2 WE ROW DECODER SENSE AMPS INPUT BUFFER 512 x 256 x 8 ARRAY COLUMN DECODER POWER DOWN I/O0 I/O1 I/O2 I/O3 A11 A9 I/O4 A13 I/O5 A15 I/O6 A16 I/O7 A7 NC 1 A16 2 A14 3 A12 4 A7 5 A6 6 A5 7 A4 8 A3 9 A2 10 A1 11 A0 12 I/O0 13 I/O1 14 I/O2 15 GND 16 32 VCC 31 A15 30 CE2 29 WE 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE1 21 I/O7 20 I/O6 19 I/O5 18 I/O4 17 I/O3 TSOP I Top View not to scale Ordering Information Speed ns Ordering Code Package Diagram CY7C109BN-12VC 51-85032 CY7C1009BN-12VC 51-85031 CY7C109BN-12ZC 51-85056 CY7C109BN-12ZXC 51-85056 CY7C109BNL-15VC 51-85032 CY7C109BN-15VC 51-85032 CY7C1009BN-15VC 51-85031 CY7C109BN-15ZC 51-85056 CY7C109BN-15ZXC 51-85056 CY7C109BN-15VI 51-85032 CY7C1009BN-15VI 51-85031 CY7C109BN-20VC 51-85032 CY7C1009BN-20VC 51-85031 CY7C109BN-20VI 51-85032 CY7C109BN-20ZC 51-85056 CY7C109BN-20ZXC 51-85056 Please contact local sales representative regarding availability of these parts Package Type 32-Lead 400-Mil Molded SOJ 32-Lead 300-Mil Molded SOJ 32-Lead TSOP Type I 32-Lead TSOP Type I Pb-free 32-Lead 400-Mil Molded SOJ 32-Lead 400-Mil Molded SOJ 32-Lead 300-Mil Molded SOJ 32-Lead TSOP Type I 32-Lead TSOP Type I Pb-free 32-Lead 400-Mil Molded SOJ 32-Lead 300-Mil Molded SOJ 32-Lead 400-Mil Molded SOJ 32-Lead 300-Mil Molded SOJ 32-Lead 400-Mil Molded SOJ 32-Lead TSOP Type I 32-Lead TSOP Type I Pb-free Package Diagrams 28-Lead 400-Mil Molded SOJ 51-85032 PIN 1 I.D Operating Range Commercial |
| More datasheets: 1430-26-1-0500-006-1-TS | 1430-26-1-0500-005-1-TS | 1430-26-1-0500-008-1-TS | 1430-26-1-0500-002-1-TS | 1430-26-1-0500-007-1-TS | CDBUR0320 | CDBUR0340 | CDBUR0330 | RI60GP1520 | RI60GP1015 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CY7C109BN-15ZXC Datasheet file may be downloaded here without warranties.