CY7C1041BNL-20VXCT

CY7C1041BNL-20VXCT Datasheet

CY7C1041BN

Part	Datasheet
CY7C1041BNL-20VXCT	CY7C1041BNL-20VXCT (pdf)

Related Parts	Information
CY7C1041BNL-20VXC	CY7C1041BNL-20VXC

PDF Datasheet Preview
CY7C1041BN 256K x 16 Static RAM • Temperature Ranges Commercial 0°C to 70°C Industrial to 85°C Automotive-A to 85°C • High speed tAA = 15 ns • Low active power 1540 mW max. • Low CMOS standby power L version mW max. • 2.0V Data Retention 400 µW at 2.0V retention • Automatic power-down when deselected • TTL-compatible inputs and outputs • Easy memory expansion with CE and OE features • Available in Pb-free and non Pb-free 44-pin TSOP II and molded 44-pin 400-Mil SOJ packages Functional Description The CY7C1041BN is a high-performance CMOS static RAM organized as 262,144 words by 16 bits. Writing to the device is accomplished by taking Chip Enable CE and Write Enable WE inputs LOW. If Byte Low Enable BLE is LOW, then data from I/O pins I/O0 through I/O7 , is written into the location specified on the address pins A0 through A17 . If Byte High Enable BHE is LOW, then data from I/O pins I/O8 through I/O15 is written into the location specified on the address pins A0 through A17 . Reading from the device is accomplished by taking Chip Enable CE and Output Enable OE LOW while forcing the Write Enable WE HIGH. If Byte Low Enable BLE is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable BHE is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes. The input/output pins I/O0 through I/O15 are placed in a high-impedance state when the device is deselected CE HIGH , the outputs are disabled OE HIGH , the BHE and BLE are disabled BHE, BLE HIGH , or during a write operation CE LOW, and WE LOW . Logic Block Diagram Pin Configuration A10 A 11 12 13 ROW DECODER SENSE AMPS INPUT BUFFER 256K x 16 ARRAY COLUMN DECODER BHE WE CE OE BLE SOJ TSOP II Top View I/O0 7 I/O1 8 I/O2 9 I/O3 10 VCC 11 VSS 12 I/O4 13 I/O5 14 I/O6 15 I/O7 16 WE 17 A5 18 A6 19 A7 20 A8 21 A9 22 A17 A16 A15 OE Ordering Information Speed ns Ordering Code Package Name Package Type CY7C1041BN-15VC 51-85082 44-pin 400-Mil Molded SOJ CY7C1041BN-15VXC 44-pin 400-Mil Molded SOJ Pb-free CY7C1041BN-15ZC 51-85087 44-pin TSOP Type II CY7C1041BN-15ZXC 44-pin TSOP Type II Pb-free CY7C1041BNL-15ZC 44-pin TSOP Type II CY7C1041BNL-15ZXC 44-pin TSOP Type II Pb-free CY7C1041BN-15ZI 44-pin TSOP Type II CY7C1041BN-15ZXI 44-pin TSOP Type II Pb-free CY7C1041BN-15VI 51-85082 44-pin 400-Mil Molded SOJ CY7C1041BN-15VXI 44-pin 400-Mil Molded SOJ Pb-free CY7C1041BN-20VXC 44-pin 400-Mil Molded SOJ Pb-free CY7C1041BNL-20VXC 44-pin 400-Mil Molded SOJ Pb-free CY7C1041BN-20ZC 51-85087 44-pin TSOP Type II CY7C1041BN-20ZXC 44-pin TSOP Type II Pb-free CY7C1041BN-20ZI 44-pin TSOP Type II CY7C1041BN-20ZXI 44-pin TSOP Type II Pb-free CY7C1041BN-20VXI 51-85082 44-pin 400-Mil Molded SOJ Pb-free CY7C1041BN-20ZSXA 51-85087 44-pin TSOP Type II Please contact local sales representative regarding availability of these parts. Package Diagrams updated Ordering Information Table CY7C1041BN Page 10 of 10 [+] Feedback

PDF Datasheet Preview

CY7C1041BN
256K x 16 Static RAM
• Temperature Ranges Commercial 0°C to 70°C Industrial to 85°C Automotive-A to 85°C
• High speed tAA = 15 ns
• Low active power 1540 mW max.
• Low CMOS standby power L version mW max.
• 2.0V Data Retention 400 µW at 2.0V retention
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE and OE features
• Available in Pb-free and non Pb-free 44-pin TSOP II and
molded 44-pin 400-Mil SOJ packages

Functional Description

The CY7C1041BN is a high-performance CMOS static RAM organized as 262,144 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable CE and Write Enable WE inputs LOW. If Byte Low Enable BLE is LOW, then data from I/O pins I/O0 through I/O7 , is written into the location specified on the address pins A0 through A17 . If Byte High Enable BHE is LOW, then data from I/O pins I/O8 through I/O15 is written into the location specified on the address pins A0 through A17 .

Reading from the device is accomplished by taking Chip Enable CE and Output Enable OE LOW while forcing the Write Enable WE HIGH. If Byte Low Enable BLE is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable BHE is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins I/O0 through I/O15 are placed in a high-impedance state when the device is deselected CE HIGH , the outputs are disabled OE HIGH , the BHE and BLE are disabled BHE, BLE HIGH , or during a write operation CE LOW, and WE LOW .

Logic Block Diagram

Pin Configuration

A10 A 11
12 13

ROW DECODER SENSE AMPS

INPUT BUFFER
256K x 16

ARRAY

COLUMN DECODER

BHE WE CE OE BLE

SOJ TSOP II Top View

I/O0 7

I/O1 8

I/O2 9

I/O3 10

VCC 11

VSS 12

I/O4 13

I/O5 14

I/O6 15

I/O7 16

WE 17

A5 18

A6 19

A7 20

A8 21

A9 22

A17 A16 A15 OE
Ordering Information

Speed ns
Ordering Code

Package Name

Package Type

CY7C1041BN-15VC
51-85082 44-pin 400-Mil Molded SOJ

CY7C1041BN-15VXC
44-pin 400-Mil Molded SOJ Pb-free

CY7C1041BN-15ZC
51-85087 44-pin TSOP Type II

CY7C1041BN-15ZXC
44-pin TSOP Type II Pb-free

CY7C1041BNL-15ZC
44-pin TSOP Type II

CY7C1041BNL-15ZXC
44-pin TSOP Type II Pb-free

CY7C1041BN-15ZI
44-pin TSOP Type II

CY7C1041BN-15ZXI
44-pin TSOP Type II Pb-free

CY7C1041BN-15VI
51-85082 44-pin 400-Mil Molded SOJ

CY7C1041BN-15VXI
44-pin 400-Mil Molded SOJ Pb-free

CY7C1041BN-20VXC
44-pin 400-Mil Molded SOJ Pb-free

CY7C1041BNL-20VXC
44-pin 400-Mil Molded SOJ Pb-free

CY7C1041BN-20ZC
51-85087 44-pin TSOP Type II

CY7C1041BN-20ZXC
44-pin TSOP Type II Pb-free

CY7C1041BN-20ZI
44-pin TSOP Type II

CY7C1041BN-20ZXI
44-pin TSOP Type II Pb-free

CY7C1041BN-20VXI
51-85082 44-pin 400-Mil Molded SOJ Pb-free

CY7C1041BN-20ZSXA
51-85087 44-pin TSOP Type II

Please contact local sales representative regarding availability of these parts.

Package Diagrams
updated Ordering Information Table

CY7C1041BN

Page 10 of 10 [+] Feedback

More datasheets: 8312HL-156 | M2210 SL002 | M2210 SL001 | M2210 SL005 | PCM1202 CL001 | PCM1202 CL005 | 18036 | 69-23BUMD/TR8 | B57999V5999J199 | CY7C1041BNL-20VXC

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CY7C1041BNL-20VXCT Datasheet file may be downloaded here without warranties.

Datasheet ID: CY7C1041BNL-20VXCT 507898