CY7C0251AV-25AC

CY7C0251AV-25AC Datasheet


CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV

Part Datasheet
CY7C0251AV-25AC CY7C0251AV-25AC CY7C0251AV-25AC (pdf)
Related Parts Information
CY7C025AV-20AC CY7C025AV-20AC CY7C025AV-20AC
PDF Datasheet Preview
CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV
3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
• True dual-ported memory cells which allow simultaneous access of the same memory location
• 4/8/16K x 16 organization CY7C024AV/025AV/026AV
• 4/8K x 18 organization CY7C0241AV/0251AV
• 16K x 18 organization CY7C036AV
• 0.35-micron CMOS for optimum speed/power
• High-speed access 20 and 25 ns
• Low operating power

Active ICC = 115 mA typical Standby ISB3 = 10 µA typical
• Fully asynchronous operation

Logic Block Diagram

R/WL UBL
• Automatic power-down
• Expandable data bus to 32/36 bits or more using

Master/Slave chip select when using more than one device
• On-chip arbitration logic
• Semaphores included to permit software handshaking between ports
• INT flag for port-to-port communication
• Separate upper-byte and lower-byte control
• Pin select for Master or Slave
• Commercial and industrial temperature ranges
• Available in 100-pin TQFP
• Pin-compatible and functionally equivalent to IDT70V24, 70V25, and 7V0261.

R/WR UBR

LBL OEL

I/O Control

I/O Control

LBR OER
12/13/14 Address Decode

True Dual-Ported RAM Array
12/13/14

CEL OEL R/WL SEML [4]

Interrupt Semaphore Arbitration

BUSYL

INTL
for x16 devices for x18 devices. for x16 devices for x18 devices. for 4K devices for 8K devices for 16K devices. BUSY is an output in master mode and an input in slave mode.

Address 12/13/14 Decode
12/13/14

CER OER

R/WR [4] SEMR

BUSYR INTR UBR LBR

Cypress Semiconductor Corporation
• 3901 North First Street
• San Jose, CA 95134
• 408-943-2600

Pin Configurations

CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV
100-Pin TQFP Top View

I/O9L I/O8L I/O7L I/O6L I/O5L I/O4L I/O3L I/O2L GND I/O1L I/O0L OEL VCC R/WL SEML CEL UBL LBL

NC [5]

A11L A10L A9L A8L A7L A6L

I/O10L I/O11L I/O12L I/O13L GND

I/O14L I/O15L

VCC GND I/O0R I/O1R I/O2R VCC I/O3R I/O4R I/O5R I/O6R
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
11 12 13

CY7C024AV 4K x 16
64 63
Ordering Information
4K x16 3.3V Asynchronous Dual-Port SRAM

Speed ns
Ordering Code

Package Name

CY7C024AV-20AC

CY7C024AV-25AC

A100
8K x16 3.3V Asynchronous Dual-Port SRAM

Speed ns
Ordering Code CY7C025AV-20AC CY7C025AV-25AC CY7C025AV-25AI

Package Name

A100

A100

A100
16K x18 3.3V Asynchronous Dual-Port SRAM

Speed ns
Ordering Code CY7C026AV-20AC CY7C026AV-25AC CY7C026AV-25AI

Package Name

A100

A100

A100
4K x18 3.3V Asynchronous Dual-Port SRAM

Speed ns
Ordering Code CY7C0241AV-20AC CY7C0241AV-25AC

Package Name

A100

A100
8K x18 3.3V Asynchronous Dual-Port SRAM

Speed ns
Ordering Code CY7C0251AV-20AC CY7C0251AV-25AC

Package Name

A100

A100
16K x18 3.3V Asynchronous Dual-Port SRAM

Speed ns
Ordering Code CY7C036AV-20AC

Package Name

A100

CY7C036AV-25AC

CY7C036AV-25AI

A100

Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack

Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack

Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack

Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack

Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack

Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack

Operating Range

Commercial

Operating Range

Commercial Industrial

Operating Range

Commercial Industrial

Operating Range

Commercial

Operating Range

Commercial

Operating Range

Commercial Industrial

Page 17 of 19

Package Diagram

CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV
100-Pin Thin Plastic Quad Flat Pack TQFP A100
51-85048-*B

All product and company names mentioned in this document are the trademarks of their respective holders.

Page 18 of 19

Cypress Semiconductor Corporation, The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV

Document History Page

Document Title 3.3V 4K/8K/16K x 16/18 Dual Port Static RAM Document Number 38-06052

Orig. of ECN NO. Issue Date Change

Description of Change
110204 11/11/01

SZV Change from Spec number 38-00838 to 38-06052
122302 12/27/02

RBI Power up requirements added to Maximum Ratings Information
JFU Added CY7C025AV-25AI to Ordering Information

Page 19 of 19
More datasheets: HLMP-EL2T-XZLDD | HLMP-EL1T-Z2LDD | HLMP-EL1T-Z20DD | HLMP-EL1T-Z2KDD | HLMP-EL2U-Z1LDD | HLMP-EL2U-Z10DD | HLMP-EL2V-Z1LDD | HLMP-EL2U-Z1KDD | HLMP-EL2V-Z10DD | CY7C025AV-20AC


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CY7C0251AV-25AC Datasheet file may be downloaded here without warranties.

Datasheet ID: CY7C0251AV-25AC 507852