CY28442-2
Part | Datasheet |
---|---|
![]() |
CY28442ZXC-2 (pdf) |
Related Parts | Information |
---|---|
![]() |
CY28442ZXC-2T |
PDF Datasheet Preview |
---|
CY28442-2 Clock Generator for Alviso Chipset • Compliant to CK410M • Supports Intel Pentium-M CPU • Selectable CPU frequencies • Differential CPU clock pairs • 100-MHz differential SRC clocks • 96-MHz differential dot clock • 48-MHz USB clocks • SRC clocks independently stoppable through CLKREQ#[A:B] • 96-/100-MHz Spreadable differential clock. • 33-MHz PCI clock • Low-voltage frequency select input • I2C support with readback capabilities • Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference EMI reduction • 3.3V power supply • 56-pin TSSOP package DOT96 USB_48 x2 / x3 x5/6 Block Diagram XIN XOUT PCI_STP# CPU_STP# CLKREQ[A:B]# FS_[C:A] 14.318MHz Crystal PLL Reference PLL1 Divider VTTPWR_GD#/PD PLL2 96MSS Divider PLL3 FIXED Divider SDATA SCLK I2C Logic Pin Configuration VDD_REF REF IREF VDD_CPU CPUT CPUC VDD_CPU CPUT_ITP/SRCT7 CPUC_ITP/SRCC7 VDD_SRC SRCT[1:5] CPUC[1:5] VDD_PCI PCI VDD_PCI PCIF VDD_48MHz 96_100_SSCT 96_100_SSCC VDD_48MHz DOT96T DOT96C VDD_48 USB VDD_REF 1 VSS_REF 2 PCI3 3 PCI4 4 PCI5 5 VSS_PCI 6 VDD_PCI 7 ITP_EN/PCIF0 8 **96_100_SEL/PCIF1 9 VTTPWRGD#/PD 10 VDD_48 11 FS_A/48M_0 12 VSS_48 13 DOT96T 14 DOT96C 15 FS_B/TESTMODE 16 96_100_SSCT 17 96_100_SSCC 18 SRCT1 19 SRCC1 20 VDD_SRC 21 SRCT2 22 SRCC2 23 SRCT3 24 SRCC3 25 SRCT4_SATA 26 SRCC4_SATA 27 VDD_SRC 28 Ordering Information Part Number Lead-free CY28442ZXC-2 CY28442ZXC-2T Package Type 56-pin TSSOP 56-pin TSSOP Tape and Reel Product Flow Commercial, 0° to 85°C Commercial, 0° to 85°C Page 19 of 21 CY28442-2 Package Diagrams 56-Lead Thin Shrunk Small Outline Package, Type II 6 mm x 12 mm Z56 DIMENSIONS IN MM[INCHES] MIN. REFERENCE JEDEC MO-153 PACKAGE WEIGHT 0.42gms PART # Z5624 STANDARD PKG. ZZ5624 LEAD FREE PKG. MAX. MAX. GAUGE PLANE SEATING PLANE 0° -8° 51-85060-*C Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. Page 20 of 21 Cypress Semiconductor Corporation, The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. CY28442-2 Document History Page Document Title CY28442-2 Clock Generator for Alviso Chipset Document Number 38-07691 Orig. of ECN NO. Issue Date Change Description of Change 237627 See ECN RGL New Data Sheet 378059 See ECN RGL Minor Change Corrected typo in the label of the diagram from PLL4 to PLL3 390510 See ECN RGL Removed Preliminary Page 21 of 21 |
More datasheets: CDBFR001A | FQAF14N30 | M33221 SL001 | M33221 SL005 | M33221 SL002 | DN-19TRAY-1-600SW | DM74AS34N | F221MS/1 BK032 | AL24P72L8BLK0M | FQP4P25 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CY28442ZXC-2 Datasheet file may be downloaded here without warranties.