


### **FEATURES**

- > 2.5V-3.3V Operation
- Ultra-Low Phase Noise Floor
  - o LVPECL -167dBc/Hz
  - o LVDS -165dBc/Hz
- > Configurable
  - o LVPECL or LVDS Output
  - ÷1 or ÷2
  - Enable Active High or Low
- 1GHz+ Bandwidth
- RoHS Compliant Pb Free Packages

#### **BLOCK DIAGRAM**



#### **DESCRIPTION**

- The CTSLV315 is a configurable LVPECL, LVDS buffer & translator IC that is optimized for ultra-low phase noise and 2.5V-3.3V nominal supply voltage. It is particularly useful in converting crystal or SAW based oscillators into LVPECL and LVDS outputs for up to 1GHz of bandwidth.
- Recommended for applications with signal levels below 0.6 Vp-p. For applications with higher signal levels that do not require gain, refer to the <u>CTSLV310</u>. CTS encourages the user to try both devices to determine which is best suited for a particular application.
- A configurable IC design capable of providing LVPECL or LVDS outputs, +1 or +2 function, and active high or active low enable selection. See Table 1 for details of the configurations options that provide designers with a single IC buffer/translator solution that is extremely compact, flexible and high performance.
- 8 configurations which are determined by the static voltage levels of b-0 and b-1. Table 1 details the configurations.

Configura	ation Bits	Functional Configuration			
b-0	b-1	Output Type	Enable Polarity	Division	
Open	Open	LVPECL	Active High	÷1	
Open	Low	LVPECL	Active High	÷2	
Open	High	LVPECL	Active Low	÷1	
Low	Open	LVPECL	Active Low	÷2	
Low	Low	LVDS	Active High	÷1	
Low	High	LVDS	Active High	÷2	
High	Open	LVDS	Active Low	÷1	
High	Low	LVDS	Active Low	÷2	
High	High	Not Used	Not Used Not Used		

# **Table 1 - Possible IC Configuration**






RevB0215

## CTSLV315 Ultra-Low Phase Noise LVPECL, LVDS Buffer and Translator with Gain SON8, MSOP8

#### **Input Termination**

The D input bias is  $V_{DD}/2$  fed through an internal  $10k\Omega$  resistor. For clock applications, an input signal of at least 750m  $V_{PP}$  ensures the CTSLV15 meets AC specifications. The input should also be AC coupled to maintain a 50% duty cycle on the outputs. The input can be driven to any voltage between 0V and  $V_{DD}$  without damage or waveform degradation.




#### **LVPECL Output Termination Techniques**

#### **DC Coupling**

The LVPECL compatible output stage of the CTSLV315 uses a current drive topology to maximize switching speed as illustrated below. Two current source PMOS transistors (M1-M2) feed the output pins. M5 is an NMOS current source which is switched by M3 and M4. When M4 is on, M5 takes current from M2. This produces an output current of 5.1mA (low output state). M3 is off, and the entire 21.1mA flows through the output pin. The associated output voltage swings match LVPECL levels when external  $50\Omega$  resistors terminate the outputs.

Both Q and QN should always be terminated identically to avoid waveform distortion and circulating current caused by unsymmetrical loads. This rule should be followed even if only one output is in use.






### **Typical Output Termination**


#### AC Coupling

Clock applications or phase noise/frequency domain testing scenarios typically require AC coupling. The illustration below shows the AC coupling technique. The  $200\Omega$  resistors form the required DC loads, and the  $50\Omega$  resistors provide the AC termination. The parallel combination of the  $200\Omega$  and  $50\Omega$  resistors results in a net  $40\Omega$  AC load termination. In many cases this will work well. If necessary, the  $50\Omega$  resistors can be increased to about  $56\Omega$ . Alternately, bias tees combined with current setting resistors will eliminate the lowered AC load impedance. The  $50\Omega$  resistors are typically connected to ground but can be connected to the bias level needed by the succeeding stage.



#### **LVDS Output Termination Technique**

The following LVDS termination is compliant to the LVDS specification TIA/EIA-644A.



### **LVDS Termination**



North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice.



# **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Rating**

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit	
V <sub>DD</sub>	Supply Voltago		2.375	2.5		V	
V DD	Supply Voltage			3.3	3.6	v	
V <sub>ABSOLUTE</sub>	Absolute Max Power Supply	Continuous			3.6	V	
V ABSOLUTE	,	t ≤ 1s			5.5	V	
T <sub>OP</sub>	Operating Temperature Range		-40		85	°C	
T <sub>STORAGE</sub>	Storage Temperature Range		-65		150	°C	
		D	-0.5		V <sub>DD</sub> +0.5		
V <sub>I_MAX</sub>	Maximum Input Voltages	EN	-0.5		V <sub>DD</sub> + 0.5	V	
VI_MAX	Maximum input voltages	b0	-0.5		V <sub>DD</sub> + 0.5		
		b1	-0.5		V <sub>DD</sub> + 0.5		
I <sub>b0,b1</sub>	b-0, b-1 Input High Current	b-0, b-1 = V <sub>DD</sub>			11	uA	
•DU,D1	b-0, b-1 Input Low Current	b-0, b-1 = GND	-11			un	
	b-0, b-1 Input High Voltage Threshold		V <sub>DD</sub> -0.5		V <sub>DD</sub>	V	
Vt <sub>b0,b1</sub>	b-0, b-1 Input Low Voltage Threshold		0		0.5	V	
I <sub>EN</sub>	EN Input Current		-4		3	uA	
Vt <sub>EN</sub>	EN Input High Voltage Threshold		V <sub>DD</sub> -0.5		V <sub>DD</sub>	V	
	EN Input Low Voltage Threshold		0		0.5	V	
ESD		Human Body Model	2000				
	ESD Ratings	Machine Model	200			V	
		Charged Device Model	2000				



LVPECL Performance	Specifications
--------------------	----------------

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
4	Max Input Fraguenay	÷1 mode	1000			N411-
f <sub>MAX</sub>	Max Input Frequency	÷2 mode	1600			MHz
RL	Output Loading			50		Ω
R <sub>BIAS</sub>	Input Bias Resistor	D input to V <sub>DD</sub> /2 ref		10k		Ω
V <sub>IN_SWING</sub> <sup>1</sup>	Input Voltage Swing		0.2			V <sub>PP</sub>
		V <sub>DD</sub> = 2.5V, HIGH	V <sub>DD</sub> -1.25		V <sub>DD</sub> -0.88	V
V	Voltago Output Lovals	V <sub>DD</sub> = 2.5V, LOW	V <sub>DD</sub> -1.86		V <sub>DD</sub> -1.66	V
V <sub>OUT</sub>	Voltage Output Levels	$V_{DD}$ = 3.3V, HIGH	V <sub>DD</sub> -1.15		V <sub>DD</sub> -0.88	V
		V <sub>DD</sub> = 3.3V, LOW	V <sub>DD</sub> -1.86		V <sub>DD</sub> -1.75	V
	Differential Output Voltage	V <sub>DD</sub> = 2.5V	0.54		0.93	V <sub>PP</sub> , Q/QN
			0.75		5.47	dBm, Q/QN
V <sub>OD</sub>			0.74		0.93	V <sub>PP</sub> , Q/QN
		$V_{DD} = 3.3V$	3.49		5.47	dBm, Q/QN
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	80%-20%	100		205	ps
PN	Phase Noise Floor	1MHz Offset	-167			dBc/Hz
J <sub>INTEG</sub>	Integrated Jitter: 12kHz-20MHz	155MHz Carrier	26			fs
T <sub>ENABLE</sub>	Enable Time <sup>2</sup>	EN = active			15	us
T <sub>DISABLE</sub>	Disable Time <sup>2</sup>	EN = disabled			0.5	us
T <sub>PROP</sub>	Propagation Delay <sup>3</sup>		0.9		2.2	ns
1	Dowor Supply Current	EN = active <sup>4</sup>		28.5		mA
I <sub>DD</sub>	Power Supply Current	EN = disabled <sup>5</sup>			5	IIIA

1 Phase noise floor performance is dependent upon input voltage swing.

2 Into and out of tri-state condition.

3 Time from D crossing  $V_{DD}/2$  to Q=QN.

4 V<sub>DD</sub> =3.3V, F<sub>IN</sub> @ 200MHz.

5 D = 0V.



# **LVDS Performance Specifications**

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit	
f		÷1 mode	1000			MHz	
f <sub>MAX</sub>	Max Input Frequency	÷2 mode	1600				
RL	Output Loading			100		Ω	
R <sub>BIAS</sub>	Input Bias Resistor	D input to V <sub>DD</sub> /2 ref		10k		Ω	
V <sub>IN_SWING</sub> <sup>1</sup>	Input Voltage Swing		0.2			V <sub>PP</sub>	
V	Valtage Output Levels	V <sub>DD</sub> = 2.5V	290		454	mV	
V <sub>OUT</sub>	Voltage Output Levels	V <sub>DD</sub> = 3.3V	290		454	mv	
V <sub>OD</sub>	Differential Output Voltage		-50		50	mV	
V <sub>oc</sub>	Common Mode Output Voltage		1.125		1.375	V	
ΔV <sub>OC</sub>	Delta in Common Mode Output Voltage <sup>2</sup>		-50		50	mV	
V <sub>OC,PP</sub>	Peak-to-Peak Common Mode Output Voltage				100	mV	
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	80%-20%	120		220	ps	
PN	Phase Noise Floor	1MHz Offset	-165			dBc/Hz	
J <sub>INTEG</sub>	Integrated Jitter: 12kHz - 20MHz	155MHz Carrier	36			fs	
T <sub>ENABLE</sub>	Enable Time <sup>3</sup>	EN = active			4	us	
T <sub>DISABLE</sub>	Disable Time <sup>3</sup>	EN = disabled			0.5	us	
T <sub>PROP</sub>	Propagation Delay <sup>4</sup>		0.8		1.7	ns	
	Dowor Supply Current	EN = active <sup>5</sup>		12.9		mA	
I <sub>DD</sub>	Power Supply Current	EN = disabled <sup>6</sup>			5	mA	

1 Phase noise floor performance is dependent upon input voltage swing.

- 2 Between logics states.
- 3 Into and out of tri-state condition.
- 4 Time from D crossing  $V_{DD}/2$  to Q=QN.
- 5 V<sub>DD</sub> =3.3V, F<sub>in</sub> @ 200MHz.


6 D = 0V.



# **Pin Description and Configuration**

Pin	Name	I/O/P	Function	Properties
1	EN	I	Enable	Configurable functionality
2	Q	0	Output Signal	Configurable (LVPECL, LVDS)
3	QN	0	Output Signal	Configurable (LVPECL, LVDS)
4	GND	Р	Negative Supply	0V
5	D	I	Input Signal	
6	B0	I	Configuration Bit	Tertiary Levels
7	B1	I	Configuration Bit	Tertiary Levels
8	V <sub>DD</sub>	Р	Positive Supply	2.375V - 3.6V

#### **Pin Assignments**




PART ORDERING INFORMATION

Part Number	Package	Marking
CTSLV315QG	SON8	RYW
CTSLV315TG	MSOP8	BE5G / YYWW





# **PACKAGE DIMENSIONS**





North Americas: +1-800-757-6686 • International: +1-508-435-6831 • Asia: +65-655-17551 • www.ctscorp.com/semiconductors Specifications are subject to change without notice.