CS5571-ISZR

CS5571-ISZR Datasheet


CS5571

Part Datasheet
CS5571-ISZR CS5571-ISZR CS5571-ISZR (pdf)
Related Parts Information
CS5571-ISZ CS5571-ISZ CS5571-ISZ
CDB5571 CDB5571 CDB5571
CDK5571 CDK5571 CDK5571
PDF Datasheet Preview
3/25/08 10:56

CS5571

V / 5 V, 100 kSps, 16-bit, High-throughput ADC

Features & Description

Single-ended Analog Input On-chip Buffers for High Input Impedance Conversion Time = 10 µS Settles in One Conversion Linearity Error = Signal-to-Noise = 92 dB S/ N + D = 91 dB DNL = LSB Max. Simple three/four-wire serial interface Power Supply Configurations:
- Analog +5V/GND IO +1.8V to +3.3V - Analog ±2.5V IO +1.8V to +3.3V

Power Consumption - ADC Input Buffers On 85 mW - ADC Input Buffers Off 60 mW

The CS5571 is a single-channel, 16-bit analog-to-digital converter capable of 100 kSps conversion rate. The input accepts a single-ended analog input signal. On-chip buffers provide high input impedance for both the AIN input and the VREF+ input. This significantly reduces the drive requirements of signal sources and reduces errors due to source impedances. The CS5571 is a delta-sigma converter capable of switching multiple input channels at a high rate with no loss in throughput. The ADC uses a low-latency digital filter architecture. The filter is designed for fast settling and settles to full accuracy in one conversion. The converter's 16-bit data output is in serial format, with the serial port acting as either a master or a slave. The converter is designed to support bipolar, ground-referenced signals when operated from ±2.5V analog supplies.

The converter can operate from an analog supply of 0-5V or from ±2.5V. The digital interface supports standard logic operating from or V.
ORDERING INFORMATION See Ordering Information on page

VREF+ VREF-

AIN ACOM

CS5571

DIGITAL FILTER LOGIC

SERIAL INTERFACE

SMODE CS SCLK

SDO RDY

BUFEN

OSC/CLOCK GENERATOR

DIGITAL CONTROL

DITHER RST CONV

BP/UP

MCLK

VLR VLR2

Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

Copyright Cirrus Logic, Inc. 2008 All Rights Reserved

MAR ‘08 DS768PP1
3/25/08 10:56

CS5571

TABLE OF CONTENTS

CHARACTERISTICS AND SPECIFICATIONS 4 ANALOG CHARACTERISTICS 4 SWITCHING CHARACTERISTICS 6 DIGITAL CHARACTERISTICS 10 GUARANTEED LOGIC LEVELS 11 RECOMMENDED OPERATING CONDITIONS 12 ABSOLUTE MAXIMUM RATINGS 12

OVERVIEW 13 THEORY OF OPERATION 13

Converter Operation 13 Clock 14 Voltage Reference 15 Analog Input 15 Output Coding Format 16 Typical Connection Diagrams 17 AIN & VREF Sampling Structures 20 Converter Performance 20 DITHER 24 Digital Filter Characteristics 25 Serial Port 26
DS768PP1
3/25/08 10:56

CS5571

LIST OF FIGURES

Figure SSC Mode - Read Timing, CS remaining low 7 Figure SSC Mode - Read Timing, CS falling after RDY falls 8 Figure SEC Mode - Continuous SCLK Read Timing 9 Figure SEC Mode - Discontinuous SCLK Read Timing 10 Figure Voltage Reference Circuit 15 Figure CS5571 Configured Using ±2.5V Analog Supplies 17 Figure CS5571 Configured for Unipolar Measurement Using a Single 5V Analog Supply 18 Figure CS5571 Configured for Bipolar Measurement Using a Single 5V Analog Supply 19 Figure CS5571 DNL Plot. 20 Figure CS5581 DNL Error Plot with DNL Histogram. 20 Figure Spectral Performance, 0 dB. 21 Figure Spectral Performance, -6 dB 21 Figure Spectral Performance, -12 dB 21 Figure Spectral Performance, -80 dB Dither On 22 Figure Spectral Performance, -80 dB Dither Off 22 Figure Spectral Performance, -100 dB Dither On 22 Figure Spectral Performance, -100 dB Dither Off 22 Figure Spectral Performance, dB Dither On 23 Figure Spectral Plot of Noise with Shorted Input 23 Figure Noise Histogram, 4096 Samples Dither On, Code Center. 24 Figure Noise Histogram, 4096 Samples Dither Off, Code Center. 24 Figure Noise Histogram, 4096 Samples Dither On, Input at Code Boundary 24 Figure Noise Histogram, 4096 Samples Dither Off, Input at Code Boundary 24 Figure CS5571 Digital Filter Response DC to fs/2 25 Figure CS5571 Digital Filter Response DC to 10 kHz 25 Figure CS5571 Digital Filter Response DC to 4fs 25 Figure Simple Multiplexing Scheme 27 Figure More Complex Multiplexing Scheme 28

LIST OF TABLES

Table Output Coding, Two’s Complement 16 Table Output Coding, Offset Binary 16

DS768PP1
3/25/08 10:56

CS5571

CHARACTERISTICS AND SPECIFICATIONS
• Min / Max characteristics and specifications are guaranteed over the specified operating conditions.
• Typical characteristics and specifications are measured at nominal supply voltages and TA = 25°C.
• VLR = 0 V. All voltages measured with respect to 0 V.

ANALOG CHARACTERISTICS TA = -40 to +85 °C V1+ = V2+ = V, ±5% V1- = V2- = V,
±5% VL -VLR = V, ±5% VREF = VREF+ - VREF- = 4.096V MCLK = 16 MHz SMODE = VL. DITHER = VL unless otherwise stated BUFEN = V1+ unless otherwise stated. Connected per Figure Bipolar mode unless otherwise stated.

Accuracy Linearity Error Differential Linearity Error Positive Full-scale Error

Parameter

Min Typ Max

Unit

Note 1 -
±%FS LSB16 %FS

Negative Full-scale Error

Full-scale Drift Bipolar Offset Bipolar Offset Drift Noise Dynamic Performance Peak Harmonic or Spurious Noise

Total Harmonic Distortion Signal-to-Noise S/ N + D Ratio
-3 dB Input Bandwidth

Note 2, 3 -

LSB16

Note 2 -
±15

LSB16

Note 2, 3 -

LSB16

Note 4 -
µVrms
1 kHz, dB Input -
12 kHz, dB Input -
1 kHz, dB Input -
dB Input, 1 kHz -
-60 dB Input, 1 kHz -

Note 5 -

No missing codes is guaranteed at 16 bits resolution over the specified temperature range. One LSB is equivalent to VREF ÷ 216 or ÷ 65536 = µV. Total drift over specified temperature range after reset at power-up, at 25º C. With DITHER off the output will be dominated by quantization. Scales with MCLK.

DS768PP1
ORDERING INFORMATION

Model

CS5571-ISZ

Linearity

Temperature
-40 to +85 °C

Conversion Time Throughput
10 µs
100 kSps

Package
24-pin SSOP

ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION

Model Number

CS5571-ISZ

Peak Reflow Temp 260 °C

MSL Rating* 3

Max Floor Life 7 Days
* MSL Moisture Sensitivity Level as specified by IPC/JEDEC J-STD-020.

Date MAR 2008

Preliminary release.

Changes

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.

To find the one nearest to you go to

IMPORTANT NOTICE
"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available.

Cirrus Logic, Inc. and its subsidiaries "Cirrus" believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind express or implied . Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE "CRITICAL APPLICATIONS" . CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

DS768PP1
More datasheets: MJ611 | MJ617 | MJ615 | MJ616 | MJ627 | MJ37 | MJ36 | B39458M3654K100 | AS1746-BTDT | AS1746-BTDR


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CS5571-ISZR Datasheet file may be downloaded here without warranties.

Datasheet ID: CS5571-ISZR 523202