CDB5581

CDB5581 Datasheet

CDB5581

Part	Datasheet
CDB5581	CDB5581 (pdf)

PDF Datasheet Preview
CDB5581 200 kSps, 16-bit, High-throughput ADC Evaluation Board Analog Input Channel to the CS5581 ADC Pre-configured to require a minimum number of external connections to your data acquisition system. All functionality accessible through the connector interface and board-level options. On-board V Reference Pre-configured for Master mode SPI communication to a data capture system. The CDB5581 is a versatile tool designed for evaluating the functionality and performance of the CS5581 ADC Analog-to-Digital Converter . The SPI serial port on the CDB5581 evaluation board is configured in Master mode and will start transmitting data after power-up upon reset. This evaluation board is designed to connect to your data capture system or will interface to the CapturePlus II data acquisition system available from Cirrus Logic. The CS5581 delta-sigma ADC produces fully settled conversions to full specified accuracy at 200 kSps. This ability to produce fully settled conversions for every sample makes it suitable for converting multiplexed input signals. To help evaluate this feature, the CDB5581 includes two single-ended analog inputs multiplexed into the CS5581. The multiplexer can be switched at the CS5581 ADC sample speed and the ADC will produce fully settled conversion data for each input channel. All evaluation board functionality for evaluating the CS5581 ADC is accessed through the connector interface and board-level options. Schematics in PADS PowerLogic format are available for download at: ORDERING INFORMATION CDB5581 Evaluation Board Copyright Cirrus Logic, Inc. 2009 All Rights Reserved OCT ‘09 DS796DB3 CDB5581 TABLE OF CONTENTS INTRODUCTION 3 Overview 4 QUICK START 5 HARDWARE DESCRIPTION 6 Absolute Maximum Ratings 6 Power Supply 6 Analog Section 6 LIST OF FIGURES Figure CDB5581 Block Diagram 4 Figure CDB5581 Board Layout 5 Figure Schematic - Block 11 Figure Schematic - Power Supplies 12 Figure Schematic - Input Buffers and Multiplexer 13 Figure Schematic - CS5581 14 Figure Schematic - Configuration & Misc. 15 Figure Top Silkscreen 16 Figure Top Solder Mask 17 Figure Top 18 Figure Ground Plane 19 Figure Power 20 Figure Bottom Solder 21 Figure Bottom Silkscreen 22 Figure Top Solder Paste 23 Figure Bottom Routing 24 LIST OF TABLES Table Power Supply Connections 6 Table Analog Input Connections 6 Table Analog Input Channel Selection 7 Table Hardware Configuration 8 Table Serial Interface Connections 8 DS796DB3 CDB5581 INTRODUCTION The CDB5581 evaluation board is a platform for evaluating the CS5581 ADC performance. The evaluation board is designed to connect to the SPI serial port of a processor or data capture system or will interface directly to the CapturePlus II data acquisition system available from Cirrus Logic. The CapturePlus II data acquisition system is a powerful integrated hardware/software tool designed to fully exercise the CDB5581 and other Cirrus Logic evaluation boards. The CDB5581 evaluation board is designed to simplify the hardware setup required to evaluate the CS5581. Interfacing the CDB5581 evaluation board to a user-supplied data capture system can be as simple as connecting the SPI port and using the CDB5581 default hardware configuration. In this configuration, simply press the Reset switch on the CDB5581 and it will automatically begin transmitting data to the data capture system. All evaluation board functionality for evaluating the CS5581 ADC is accessed through the connector interface and board-level options. The CS5581 delta-sigma ADC produces fully settled conversions to full specified accuracy at 200 kSps. The ability to produce fully settled conversions for every sample makes it suitable for converting multiplexed input signals. To help evaluate this feature, the CDB5581 includes two single-ended analog inputs multiplexed into the CS5581 The multiplexer can be switched at the CS5581 ADC sample speed and the ADC will produce fully settled conversion data for each input channel. For detailed information on the CS5581 ADC, please reference data sheet DS796 at DS796DB3 CDB5581 Overview The CDB5581 evaluation board has both analog and digital circuit sections. The analog section consists of the CS5581 ADC, two analog input signal buffers, controlled through a multiplexer, that condition the signal into the ADC, and a precision V reference. The digital section consists of board operation configuration control signals, reset circuitry, an SPI serial port, a jumper connection for initiating ADC calibration, and an EEPROM for evaluation board identification. The evaluation board operates from +2.5V, -2.5V, +3.3V and communicates through an SPI serial port. Figure 1 illustrates the CDB5581 block diagram. IN_A IN_B Single-ended Analog Inputs CS3004 VREF V CS5581 XTAL 16 MHz +2.5V GND -2.5V GND +3.3V GND Master/Slave Serial Port Digital Inputs to ADC Digital Outputs from ADC Communication/Control Interface Figure CDB5581 Block Diagram DS796DB3 QUICK START

PDF Datasheet Preview

CDB5581
200 kSps, 16-bit, High-throughput ADC

Evaluation Board

Analog Input Channel to the CS5581 ADC Pre-configured to require a minimum number of external
connections to your data acquisition system. All functionality accessible through the connector interface
and board-level options. On-board V Reference Pre-configured for Master mode SPI communication to a
data capture system.

The CDB5581 is a versatile tool designed for evaluating the functionality and performance of the CS5581 ADC Analog-to-Digital Converter . The SPI serial port on the CDB5581 evaluation board is configured in Master mode and will start transmitting data after power-up upon reset. This evaluation board is designed to connect to your data capture system or will interface to the CapturePlus II data acquisition system available from Cirrus Logic.

The CS5581 delta-sigma ADC produces fully settled conversions to full specified accuracy at 200 kSps. This ability to produce fully settled conversions for every sample makes it suitable for converting multiplexed input signals. To help evaluate this feature, the CDB5581 includes two single-ended analog inputs multiplexed into the CS5581. The multiplexer can be switched at the CS5581 ADC sample speed and the ADC will produce fully settled conversion data for each input channel.

All evaluation board functionality for evaluating the CS5581 ADC is accessed through the connector interface and board-level options.

Schematics in PADS PowerLogic format are available for download at:
ORDERING INFORMATION CDB5581

Evaluation Board

Copyright Cirrus Logic, Inc. 2009 All Rights Reserved

OCT ‘09 DS796DB3

CDB5581

TABLE OF CONTENTS

INTRODUCTION 3 Overview 4

QUICK START 5 HARDWARE DESCRIPTION 6

Absolute Maximum Ratings 6 Power Supply 6 Analog Section 6

LIST OF FIGURES

Figure CDB5581 Block Diagram 4 Figure CDB5581 Board Layout 5 Figure Schematic - Block 11 Figure Schematic - Power Supplies 12 Figure Schematic - Input Buffers and Multiplexer 13 Figure Schematic - CS5581 14 Figure Schematic - Configuration & Misc. 15 Figure Top Silkscreen 16 Figure Top Solder Mask 17 Figure Top 18 Figure Ground Plane 19 Figure Power 20 Figure Bottom Solder 21 Figure Bottom Silkscreen 22 Figure Top Solder Paste 23 Figure Bottom Routing 24

LIST OF TABLES

Table Power Supply Connections 6 Table Analog Input Connections 6 Table Analog Input Channel Selection 7 Table Hardware Configuration 8 Table Serial Interface Connections 8

DS796DB3

CDB5581

INTRODUCTION

The CDB5581 evaluation board is a platform for evaluating the CS5581 ADC performance. The evaluation board is designed to connect to the SPI serial port of a processor or data capture system or will interface directly to the CapturePlus II data acquisition system available from Cirrus Logic. The CapturePlus II data acquisition system is a powerful integrated hardware/software tool designed to fully exercise the CDB5581 and other Cirrus Logic evaluation boards.

The CDB5581 evaluation board is designed to simplify the hardware setup required to evaluate the CS5581. Interfacing the CDB5581 evaluation board to a user-supplied data capture system can be as simple as connecting the SPI port and using the CDB5581 default hardware configuration. In this configuration, simply press the Reset switch on the CDB5581 and it will automatically begin transmitting data to the data capture system.

All evaluation board functionality for evaluating the CS5581 ADC is accessed through the connector interface and board-level options.

The CS5581 delta-sigma ADC produces fully settled conversions to full specified accuracy at 200 kSps. The ability to produce fully settled conversions for every sample makes it suitable for converting multiplexed input signals. To help evaluate this feature, the CDB5581 includes two single-ended analog inputs multiplexed into the CS5581 The multiplexer can be switched at the CS5581 ADC sample speed and the ADC will produce fully settled conversion data for each input channel.

For detailed information on the CS5581 ADC, please reference data sheet DS796 at

DS796DB3

CDB5581

Overview

The CDB5581 evaluation board has both analog and digital circuit sections. The analog section consists of the CS5581 ADC, two analog input signal buffers, controlled through a multiplexer, that condition the signal into the ADC, and a precision V reference. The digital section consists of board operation configuration control signals, reset circuitry, an SPI serial port, a jumper connection for initiating ADC calibration, and an EEPROM for evaluation board identification.

The evaluation board operates from +2.5V, -2.5V, +3.3V and communicates through an SPI serial port.

Figure 1 illustrates the CDB5581 block diagram.

IN_A IN_B

Single-ended Analog Inputs

CS3004

VREF V

CS5581

XTAL 16 MHz
+2.5V GND -2.5V GND +3.3V GND

Master/Slave Serial Port

Digital Inputs to ADC

Digital Outputs from ADC

Communication/Control Interface

Figure CDB5581 Block Diagram

DS796DB3

QUICK START

More datasheets: KIT0122 | B82422H1333K100 | B82422H1332K100 | B82422H1472K100 | B82422H1223K100 | B82422H1222K100 | B82422H1102K100 | B82422H1104K100 | B82422H1473K100 | B82422H1103K100

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CDB5581 Datasheet file may be downloaded here without warranties.

Datasheet ID: CDB5581 523125