

ExpressLane PEX 8548-AA 48-Lane/9-Port PCI Express Gen 1 Switch Data Book

Version 1.5

January 2008

Website www.plxtech.com

Technical Support www.plxtech.com/support

Phone 800 759-3735 408 774-9060

FAX 408 774-2169

Copyright Information

Copyright © 2007 – 2008 PLX Technology, Inc. All Rights Reserved. The information in this document is proprietary and confidential to PLX Technology. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from PLX Technology.

PLX Technology provides this documentation without warranty, term or condition of any kind, either express or implied, including, but not limited to, express and implied warranties of merchantability, fitness for a particular purpose, and non-infringement. While the information contained herein is believed to be accurate, such information is preliminary, and no representations or warranties of accuracy or completeness are made. In no event will PLX Technology be liable for damages arising directly or indirectly from any use of or reliance upon the information contained in this document. PLX Technology may make improvements or changes in the product(s) and/or the program(s) described in this documentation at any time.

PLX Technology retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. PLX Technology assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of PLX Technology products.

PLX Technology and the PLX logo are registered trademarks and ExpressLane is a trademark of PLX Technology, Inc.

PCI Express is a trademark of the PCI Special Interest Group (PCI-SIG).

EUI-64 is a trademark of The Institute of Electrical and Electronics Engineers, Inc. (IEEE)

All product names are trademarks, registered trademarks, or service marks of their respective owners.

Document Number: 8548-AA-SIL-DB-P1-1.5

January, 2008 Revision History

Revision History

Version	Date	Description of Changes	
1.0	July, 2007	Production Release, Silicon Revision AA.	
1.1	August, 2007	Added new package – Production Release, PEX 8548S, Silicon Revision AA. Register offset 80h – Added Presence Detect-related bits. Table 16-1– Changed VDD33, VDD33A, and $V_{\rm I}$ absolute maximum voltages to +4.6. Applied miscellaneous corrections, changes, and enhancements throughout data book.	
1.2	August, 2007	Changed package information for PEX 8548S, Silicon Revision AA.	
1.3	December, 2007	 PEX 8548S Only Global – Changed "PBGA" to "HS BGA" (Heat Slug BGA) Chapter 3 – Changed J21 Ball from "VSS" to "VTT_PEX17" Chapter 3 – Changed K21 Ball from "VTT_PEX16/VTT_PEX17" to "VTT_PEX16" Chapter 17 – Added Thermal specifications, and changed Mechanical Dimensions illustration Global – Applied miscellaneous corrections, changes, and enhancements throughout data book. 	
1.4	December, 2007	 PEX 8548S Only Chapter 3 – Removed J21 from VSS ball list (Table 3-10) Chapter 17 – Updated Thermal specification illustration (Figure 17-2) Global Chapter 13 – Corrected register offset 24Ch[15:12] and 254h[15:12] descriptions Chapter 14 – Updated I2C_ADDR[2:0]/I²C Slave Address values in Notes and tables, and other table values affected by the change 	
1.5	January, 2008	Removed all information pertaining to PEX 8548S – the device is no longer supported. Revised minimum storage temperature in Table 16-1. Applied miscellaneous corrections, changes, and enhancements throughout data book.	

Revision History PLX Technology, Inc.

THIS PAGE INTENTIONALLY LEFT BLANK.

January, 2008 Preface

Preface

The information in this data book is subject to change without notice. This PLX data book to be updated periodically as new information is made available.

Audience

This data book provides functional details of PLX Technology's ExpressLane PEX 8548-AA 48-Lane/9-Port PCI Express Gen 1 Switch, for hardware designers and software/firmware engineers.

Supplemental Documentation

This data book assumes that the reader is familiar with the following documents:

• PLX Technology, Inc.

870 W Maude Avenue, Sunnyvale, CA 94085 USA

Tel: 800 759-3735 (domestic only) or 408 774-9060, Fax: 408 774-2169, www.plxtech.com

The <u>PLX PEX 8548 Toolbox</u> includes this data book, as well as other PEX 8548 documentation, including the Errata.

• PCI Special Interest Group (PCI-SIG)

3855 SW 153rd Drive, Beaverton, OR 97006 USA

Tel: 503 619-0569, Fax: 503 644-6708, www.pcisig.com

- PCI Local Bus Specification, Revision 3.0
- PCI Bus Power Management Interface Specification, Revision 1.2
- PCI to PCI Bridge Architecture Specification, Revision 1.2
- PCI Express Base Specification, Revision 1.1
- PCI Express Card Electromechanical Specification, Revision 1.0a
- PCI Express Architecture PCI Express Jitter and BER White Paper, Revision 1.0
- The Institute of Electrical and Electronics Engineers, Inc. (IEEE)

445 Hoes Lane, Piscataway, NJ 08854-4141 USA

Tel: 800 701-4333 (domestic only) or 732 981-0060, Fax: 732 981-9667, www.ieee.org

- IEEE Standard 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture, 1990
- IEEE Standard 1149.1a-1993, IEEE Standard Test Access Port and Boundary-Scan Architecture
- IEEE Standard 1149.1-1994, Specifications for Vendor-Specific Extensions
- IEEE Standard 1149.6-2003, IEEE Standard Test Access Port and Boundary-Scan Architecture Extensions
- NXP Semiconductors

www.standardics.nxp.com

The I2C-Bus Specification, Version 2.1

Note: In this data book, shortened titles are associated with the previously listed documents. The following table lists these abbreviations.

Abbreviation	Document
PCI r3.0	PCI Local Bus Specification, Revision 3.0
PCI Power Mgmt. r1.2	PCI Bus Power Management Interface Specification, Revision 1.2
PCI-to-PCI Bridge r1.2	PCI to PCI Bridge Architecture Specification, Revision 1.2
PCI Express Base r1.1	PCI Express Base Specification, Revision 1.1
PCI ExpressCard CEM r1.1	PCI Express Card Electromechanical Specification, Revision 1.1
IEEE Standard 1149.1-1990	IEEE Standard Test Access Port and Boundary-Scan Architecture
IEEE Standard 1149.6-2003	IEEE Standard Test Access Port and Boundary-Scan Architecture Extensions
I ² C Bus v2.1 I2C Bus v2.1 ^a	The I ² C-Bus Specification, Version 2.1

a. Due to formatting limitations, the specification name may appear without the superscripted "2" in its title.

Terms and Abbreviations

The following table lists common terms and abbreviations used in this data book. Terms and abbreviations defined in the *PCI Express Base r1.1* are not included in this table.

Terms and Abbreviations	Definitions
AMCAM	Address mapping CAM that determines a memory Request route. Contains mirror copies of the PCI-to-PCI bridge Memory Base and Limit registers in the switch.
BAR	Base Address register.
BusNoCAM	Bus Number mapping CAM that determines the completion route. Contains mirror copies of the PCI-to-PCI bridge Secondary Bus Number and Subordinate Bus Number registers in the switch.
CAM	Content Addressable Memory.
CSRs	Configuration Space registers.
Downstream Station	A station that contains only downstream ports.
GPIO	General-Purpose Input/Output.
GPU	Graphics Processing Unit.
IOAMCAM	I/O Address mapping CAM that determines an I/O Request route. Contains mirror copies of the PCI-to-PCI bridge I/O Base and Limit registers in the switch.
Lane	A bidirectional pair of differential PCI Express I/O signals.
Local	Reference to PCI Express attributes (such as, credits) that belong to the PCI Express station.
LTSSM	Link Training and Status State Machine.
PCI Express Station	A functional unit that provides the PCI Express conforming system interface. Includes the Serializer and De-serializer (SerDes) hardware interface modules and PCI Express interface, which provides the Physical Layer, Data Link Layer, and Transaction Layer logic.
PHY	Physical Layer.

January, 2008 Terms and Abbreviations

Terms and Abbreviations	Definitions
Port	Ports are a collection of lanes configured at startup which contain the functional logic and memory resources to communicate with like resources in other PCI Express devices.
PRBS	Pseudo-Random Bit Sequence.
QoS	Quality of Service.
RoHS	Restrictions on the use of certain Hazardous Substances (RoHS) Directive.
RAS	Reliability, Availability, and Serviceability.
RM	Read Margin.
RR	Round-Robin scheduling.
SerDes	Serializer and De-serializer. A high-speed differential-signaling parallel-to-serial and serial-to-parallel conversion logic attached to lane pads.
TC	Traffic Class.
TDM	Time Division Multiplexing.
TLC	Transaction Layer Control. The module performing PCI Express Transaction Layer functions.
TLP	Transaction Layer Packet. PCI Express packet formation and organization.
Upstream station	Upstream station. Contains the component's upstream port. An upstream station might contain downstream ports.
UTP	User Test Pattern.
VC	Virtual Channel.
WRR	Weighted Round-Robin scheduling.

Data Book Notations and Conventions

Notation / Convention	Description
Blue text	Indicates that the text is hyperlinked to its description elsewhere in the data book. Left-click the blue text to learn more about the hyperlinked information. This format is often used for register names, register bit and field names, register offsets, chapter and section titles, figures, and tables.
PEX_XXXn[x] PEX_XXXp[x]	When the signal name appears in all CAPS, with the primary Port description listed first, field [x] indicates the number associated with the signal balls/pads assigned to a specific SerDes module/Lane. The lowercase "p" (positive) or "n" (negative) suffix indicates the differential pair of signals, which are always used together.
# = Active-Low signals	Unless specified otherwise, Active-Low signals are identified by a "#" appended to the term (for example, PEX_PERST#).
Program/code samples	Monospace font (program or code samples) is used to identify code samples or programming references. These code samples are case-sensitive, unless specified otherwise.
command_done	Interrupt format.
Command/Status	Register names.
Parity Error Detected	Register parameter [field] or control function.
Upper Base Address[31:16]	Specific Function in 32-bit register bounded by bits [31:16].
Number multipliers	k = 1,000 (10 ³) is generally used with frequency response. K = 1,024 (2 ¹⁰) is used for memory size references. KB = 1,024 bytes. M = meg. = 1,000,000 when referring to frequency (decimal notation) = 1,048,576 when referring to memory sizes (binary notation)
1Fh	h = suffix which identifies hex values. Each prefix term is equivalent to a 4-bit binary value (nibble). Legal prefix terms are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F.
1010b	b = suffix which identifies binary notation (<i>for example</i> , 01b, 010b, 1010b, and so forth). Not used with single-digit values of 0 or 1.
0 through 9	Decimal numbers, or single binary numbers.
byte	Eight bits – abbreviated to "B" (for example, 4B = 4 bytes)
LSB	Least-Significant Byte.
lsb	Least-significant bit.
MSB	Most-Significant Byte.
msb	Most-significant bit.
DWord	Double-Word (32 bits) is the primary register size in these devices.
QWord	Quad-Word (64 bits).
Reserved	Do not modify <i>Reserved</i> bits and words. Unless specified otherwise, these bits read as 0 and must be written as 0.

Contents

Chapter 1	Introduction	. 1
	1.1 Features	. 1
	1.2 Overview	. 3
Chapter 2	Features and Applications	. 5
onapion =	2.1 Flexible and Feature-Rich 48-Lane/9-Port Switch	
	2.1.1 Highly Flexible Port Configurations	
	2.1.2 High Performance	
	2.1.3 End-to-End Packet Integrity	
	2.1.4 Configuration Flexibility	
	2.1.5 Interoperability	
	2.1.6 Low Power with Granular SerDes Control	
	2.1.7 Hot Plug for High Availability	
	2.1.8 Dynamic Lane Reversal	
	2.1.9 Fully Compliant Power Management	
	2.2 Applications	
	2.2.1 Host Centric Fan-Out	
	2.2.2 Peer-to-Peer and Backplane Usage	
	2.2.3 Graphics Fan-Out Switch	
	2.2.4 Blade Server Switch Fabric	
	2.3 Software Usage Model	
	2.3.1 System Configuration	
	2.3.2 Interrupt Sources and Events	
	2.3.2 Interrupt Jources and Events	12
Chapter 3	Signal Ball Description	13
	3.1 Introduction	13
	3.2 Abbreviations	14
	3.2 Abbreviations	14 15
	3.2 Abbreviations	14 15 15
	3.2 Abbreviations3.3 Internal Pull-Up Resistors3.4 Signal Ball Descriptions3.4.1 PCI Express Signals	14 15 15
	3.2 Abbreviations3.3 Internal Pull-Up Resistors3.4 Signal Ball Descriptions3.4.1 PCI Express Signals3.4.2 Hot Plug Signals	14 15 15 15 20
	3.2 Abbreviations	14 15 15 15 20 24
	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals	14 15 15 15 20 24 25
	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals	14 15 15 20 24 25 27
	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal	14 15 15 20 24 25 27 27
	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals	14 15 15 15 20 24 25 27 27 28
	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals	14 15 15 15 20 24 25 27 27 28 28
	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals	14 15 15 15 20 24 25 27 27 28 28 28 29
	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals	14 15 15 15 20 24 25 27 27 28 28 29 32
Ohantar 4	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals 3.5 Ball Assignments by Location 3.6 Physical Layout	14 15 15 15 20 24 25 27 27 28 28 29 32 53
Chapter 4	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals 3.4.9 Power and Ground Signals 3.5 Ball Assignments by Location 3.6 Physical Layout	14 15 15 15 20 24 25 27 27 28 28 29 32 53
Chapter 4	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals 3.4.9 Power and Ground Signals 3.5 Ball Assignments by Location 3.6 Physical Layout Functional Overview 4.1 Architecture	14 15 15 20 24 25 27 27 28 28 29 32 53
Chapter 4	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals 3.4.9 Power and Ground Signals 3.5 Ball Assignments by Location 3.6 Physical Layout Functional Overview 4.1 Architecture 4.1.1 Ingress and Egress Functions	14 15 15 15 20 24 25 27 27 28 28 29 32 53 55 55
Chapter 4	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals 3.4.9 Power and Ground Signals 3.5 Ball Assignments by Location 3.6 Physical Layout Functional Overview 4.1 Architecture 4.1.1 Ingress and Egress Functions 4.1.2 Station and Port Functions	14 15 15 15 20 24 25 27 27 28 29 32 53 55 56 56
Chapter 4	3.2 Abbreviations 3.3 Internal Pull-Up Resistors 3.4 Signal Ball Descriptions 3.4.1 PCI Express Signals 3.4.2 Hot Plug Signals 3.4.3 Serial EEPROM Signals 3.4.4 Strapping Signals 3.4.5 JTAG Interface Signals 3.4.6 Fatal Error Signal 3.4.7 I ² C Slave Interface Signals 3.4.8 No Connect Signals 3.4.9 Power and Ground Signals 3.4.9 Power and Ground Signals 3.5 Ball Assignments by Location 3.6 Physical Layout Functional Overview 4.1 Architecture 4.1.1 Ingress and Egress Functions	14 15 15 15 20 24 25 27 27 28 29 32 55 56 56 56

	4.2 PCI-Compatible Software Model	
	4.2.1 System Reset	
	4.2.2 Interrupts	
	4.2.2.1 Interrupt Sources or Events	
	4.2.2.2 INTx Switch Mapping	
	4.3 PCI Express Station Functional Description	
	4.3.1 Functional Blocks	
	4.3.1.1 Physical Layer	
	4.3.1.2 Data Link Layer	
	4.3.1.3 Transaction Layer Control	
	4.3.1.4 Non-Blocking Crossbar Switch Architecture	
	4.3.2 Cut-Thru Mode	63
Ol t 5	Decelor distribution	٥.
Chapter 5	Reset and Initialization	
	5.1 Reset Overview	
	5.1.1 Cold Reset	
	5.1.2 Warm Reset	
	5.1.3 Hot Reset	
	5.1.3.1 Hot Reset Propagation	
	5.1.3.2 Hot Reset Disable	
	5.1.4 Secondary Bus Reset	
	5.2 Initialization Procedure	
	5.2.1 Default Port Configuration	
	5.2.2 Default Register Initialization	
	5.2.3 Device-Specific Registers	
	5.2.4 Reset and Clock Initialization Timing	
	5.2.4.1 Serial EEPROM Load Time	
	5.2.4.2 TO LOad Time	/ 1
Chapter 6	Interrupts	73
Onapier o	6.1 Interrupt Support	
	6.1.1 PEX 8548 Interrupt Handling	
	6.2 INTx Emulation Support	
	6.2.1 INTx-Type Interrupt Message Remapping and Collapsing	
	6.3 Message Signaled Interrupt Support	
	6.3.1 MSI Operation	
	6.3.2 MSI Capability Registers	
	6.4 PEX_INTA# Interrupts	
	••••••••••••••••••••••••••••••••••••••	
Chapter 7	Software Architecture	77
•	7.1 Software Model	77
	7.2 Configuration Mechanisms	78
	7.2.1 Software Configuration and Routing	
	7.3 Sample Configuration Procedure	
	7.3.1 Switch Device Number Assignment Example	
	7.3.1.1 Configuration Register Programming Sequence	
	7.3.1.2 Sample Pseudo Code	
	7.3.1.3 Sample Packet Transfer	
	7.3.2 Using Base Address Registers to Access Registers	
	7.4 Interrupt Support	
	7.5 Hot Plug Support	

Chapter 8	Performance Metrics	-
	8.1 Introduction	
	8.2 Throughput	
	8.2.1 Shared Wire	
	8.2.2 Unidirectional Throughput	
	8.2.3 Ideal PCI Express Throughput	
	8.2.4 Bidirectional PCI Express Throughput	
	8.3 DLLP Policies	
	8.3.1 ACK DLLP Policy	
	8.3.2 UpdateFC DLLP Policy	
	8.3.3 Unidirectional DLLP Policies	
	8.4 Adjusting Ingress Resources	
	8.4.1 Initial Credit Allocation	
	8.4.2 Common Credit Pool	
	8.4.3 Wait for ACK	
	8.5 Latency	
	8.5.1 Host-Centric Latency	
	8.5.2 Peer-to-Peer Latency	
	8.5.3 Other Latency Measurements	
	8.6 Queuing Options	
	8.6.1 Destination Queue	
	6.6.2 Source Queue	107
Chapter 9	Device Layers	109
Onapici 5	9.1 Data Flow Through	
	9.2 Physical Layer	
	9.2.1 PHY Status and Command Registers	
	9.2.2 Hardware Link Interface Configuration	
	9.3 Data Link Layer	
	9.3.1 Data Link Layer Packet	
	9.3.1.1 DLLP Ingress	
	9.3.1.2 DLLP Egress	
	9.3.2 Packet Arbiter	
	9.4 Transaction Layer	
	9.4.1 Virtual Channel and Traffic Classes	
	9.4.2 TL Transmit/Egress Protocol	
	9.4.2.1 Headers	
	9.4.2.2 Data Payloads	
	9.4.2.3 End-to-End Cyclic Redundancy Check	117
	9.4.3 TL Receive/Ingress Protocol	118
	9.4.4 Flow Control Protocol	118
Chapter 10	Serial EEPROM Controller	119
	10.1 Overview	
	10.2 Serial EEPROM Data Format	
	10.3 Serial EEPROM Initialization	
	10.4 PCI Express Configuration, Control, and Status Registers	
	10.5 Serial EEPROM Registers	
	10.6 Serial EEPROM Random Write/Read Access	
	10.6.1 Writing to Serial EEPROM	
	10.6.2 Reading from Serial EEPROM	
	10.6.3 Programming a Blank Serial EEPROM	125

Chapter 11	Hot Plug Support	127
•	11.1 Hot Plug Purpose and Capability	
	11.1.1 Hot Plug Controller Capabilities	
	11.1.2 Hot Plug Port External Signals	127
	11.1.3 Hot Plug Output Signal States for Disabled Hot Plug Slots	127
	11.2 PCI Express Capability Registers for Hot Plug	128
	11.3 Hot Plug Interrupts	128
	11.4 Hot Plug Controller Slot Power-Up/Down Sequence	129
	11.4.1 Slot Power-Up Sequence	129
	11.4.1.1 Configuring Slot Power-Up Sequence Features with Serial EEPROM .	130
	11.4.1.2 Slot Power-Up Sequencing when Power Controller Present Bit Is Set .	131
	11.4.1.3 HP_PERSTx# (Reset) and HP_PWRLEDx# Output Power-Up	
	Sequencing when Power Controller Present Bit Is Clear	133
	11.4.1.4 Disabling Power-Up Hot Plug Output Sequencing	134
	11.4.2 Slot Power-Down Sequence	
	11.5 Hot Plug Board Insertion and Removal Process	135
01	- .	400
Chapter 12	Power Management	
	12.1 Overview	
	12.2 Features	
	12.3 Power Management Capability	
	12.3.1 Device Power Management States	
	12.3.1.1 D0 Device Power Management State	
	12.3.1.2 D3hot Device Power Management State	
	12.3.2 Link Power Management States	
	12.3.3 PEX 8548 PCI Express Power Management Support	
	12.4 Power Management Tracking	
	12.5 Power Management Event Handler	153
Chapter 13	Port Registers	155
onaptor ro	13.1 Introduction	
	13.2 Type 1 Port Register Map	
	13.3 PEX 8548 Port Register Configuration and Map	
	13.4 Register Access	
	13.4.1 <i>PCI r3.0</i> -Compatible Configuration Mechanism	
	13.4.2 PCI Express Enhanced Configuration Mechanism	
	13.4.3 Device-Specific Memory-Mapped Configuration Mechanism	
	13.5 Register Descriptions	
	13.6 Type 1 Configuration Header Registers	
	13.7 Power Management Capability Registers	
	13.8 Message Signaled Interrupt Capability Registers	
	13.9 PCI Express Capability Registers	
	13.10 Subsystem ID and Subsystem Vendor ID Capability Registers	
	13.11 Device-Specific Registers (E0h to FCh)	
	13.12 Device Serial Number Extended Capability Registers	205
	13.13 Power Budget Extended Capability Registers	
	13.14 Virtual Channel Extended Capability Registers	
	13.15 Port Arbitration Registers	214

	13.16 Device-Specific Registers (1C0h to FB0h) 13.16.1 Device-Specific Registers – Error Checking and Debug 13.16.2 Device-Specific Registers – Physical Layer 13.16.3 Device-Specific Registers – I ² C Interface 13.16.4 Device-Specific Registers – Bus Number CAM 13.16.5 Device-Specific Registers – I/O CAM 13.16.6 Device-Specific Registers – Address-Mapping CAM 13.16.7 Device-Specific Registers – Ingress Control and Port Enable 13.16.8 Device-Specific Registers – I/O CAM Base and Limit Upper 16 Bits 13.16.9 Device-Specific Registers – Base Address Shadow 13.16.10 Device-Specific Registers – Shadow Virtual Channel Capability 13.16.11 Device-Specific Registers – Ingress Credit Handler 13.16.12 Device-Specific Registers – Port Configuration Header 13.16.13 Device-Specific Registers – Source Queue Weight and Soft Error 13.17 Advanced Error Reporting Extended Capability Registers	221 245 284 285 293 304 310 314 328 341 368
Chapter 14	I ² C Slave Interface Operation 14.1 Introduction 14.2 I ² C Support Overview 14.3 I ² C Addressing – Slave Mode Access 14.4 Command Phase Format 14.5 I ² C Interface Register 14.6 I ² C Register Write Access 14.6.1 Register Write 14.7 I ² C Register Read Access 14.7.1 Register Read Address Phase and Command Packet 14.7.2 Register Read Data Packet	381 382 382 384 384 386 388
Chapter 15	Test and Debug 15.1 Physical Layer Loopback Operation 15.1.1 Overview 15.1.2 Internal Loopback Mode 15.1.3 Analog Loopback Master Mode 15.1.4 Digital Loopback Master Mode 15.1.5 Analog Loopback Slave Mode 15.1.6 Digital Loopback Slave Mode 15.2 Using the Diagnostic Registers 15.3 Pseudo-Random and Bit-Pattern Generation 15.4 JTAG Interface 15.4.1 IEEE 1149.1 and IEEE 1149.6 Test Access Port 15.4.2 JTAG Instructions 15.4.3 JTAG Boundary Scan 15.4.4 JTAG Reset Input Signal JTAG_TRST#	393 394 395 397 398 399 400 401 401 403
Chapter 16	Electrical Specifications 16.1 Introduction 16.2 Power-Up/Power-Down Sequence 16.3 Absolute Maximum Ratings 16.4 Power Characteristics 16.5 Power Consumption 16.6 I/O Interface Signal Groupings	405 405 406 406

	16.7 Transmit Drive Characteristics	415
	16.7.1 Drive Current	415
	16.7.2 Transmit Equalization	415
	16.7.3 Transmit Termination Adjust	415
	16.8 Receive Characteristics	415
	16.8.1 Receive Equalization	415
	16.8.2 Receive Termination Adjust	415
Chapter 17	Thermal and Mechanical Specifications	417
-	17.1 Thermal Characteristics	417
	17.1.1 Sample Thermal Data	417
	17.1.2 Sample Heat Sink Specifications	418
	17.2 Package Specifications	419
	17.3 Mechanical Dimensions	420
Appendix A	General Information	421
• •	A.1 Product Ordering Information	
	A.2 United States and International Representatives and Distributors	
	A.3 Technical Support	

Registers

Type 1 Configuration Header Registers	164
13-1. 00h PCI Configuration ID	164
13-2. 04h PCI Command/Status	
13-3. 08h Class Code and PCI Revision ID	167
13-4. 0Ch Miscellaneous Control	168
13-5. 10h Base Address 0	168
13-6. 14h Base Address 1	169
13-7. 18h Bus Number	169
13-8. 1Ch Secondary Status, I/O Limit, and I/O Base	170
13-9. 20h Memory Base and Limit	172
13-10. 24h Prefetchable Memory Base and Limit	173
13-11. 28h Prefetchable Memory Upper Base Address	
13-12. 2Ch Prefetchable Memory Upper Limit Address	
13-13. 30h I/O Upper Base and Limit Address	174
13-14. 34h New Capability Pointer	
13-15. 38h Expansion ROM Base Address	
13-16. 3Ch Bridge Control and PCI Interrupt Signal	
Power Management Capability Registers	179
13-17. 40h Power Management Capability	179
13-18. 44h Power Management Status and Control	
· ·	
Message Signaled Interrupt Capability Registers	182
13-19. 48h MSI Control and Capability Header	182
13-20. 4Ch MSI Address	
13-21. 50h MSI Upper Address	183
13-22. 54h MSI Data	183
13-23. 58h MSI Mask	183
PCI Express Capability Registers	184
13-24. 68h PCI Express Capability List and Capability	185
13-25. 6Ch Device Capability	186
13-26. 70h Device Status and Control	187
13-27. 74h Link Capability	190
13-28. 78h Link Status and Control	192
13-29. 7Ch Slot Capability	194
13-30. 80h Slot Status and Control	197
Subsystem ID and Subsystem Vendor ID Capability Registers	
13-31. 90h Subsystem Capability	
13-32. 94h Subsystem ID and Subsystem Vendor ID	203
Device-Specific Registers (E0h to FCh)	
13-33. E0h PLX Hardwired Configuration ID	
13-34. E4h PLX Hardwired Revision ID	204
Device Serial Number Extended Capability Registers	
13-35. 100h Device Serial Number Enhanced Capability	
13-36. 104h Serial Number (Lower DW)	
13-37 108h Serial Number (Upper DW)	206

Power Budget Extended Capability Registers	207
13-38. 138h Power Budget Extended Capability Header	207
13-39. 13Ch Data Select	207
13-40. 140h Power Budget Data	208
13-41. 144h Power Budget Capability	209
Virtual Channel Extended Capability Registers	
13-42. 148h Virtual Channel Extended Capability	
13-43. 14Ch Port VC Capability 1	
13-44. 150h Port VC Capability 2	
13-45. 154h Port VC Status and Control	
13-46. 158h VC0 Resource Capability	
13-47. 15Ch VC0 Resource Control	
13-48. 160h VC0 Resource Status	213
Port Arbitration Registers	214
13-49. 1A8h Port Arbitration Table Phases 0 to 7	
13-50. 1ACh Port Arbitration Table Phases 8 to 15	
13-51. 1B0h Port Arbitration Table Phases 16 to 23	
13-52. 1B4h Port Arbitration Table Phases 24 to 31.	
Device-Specific Registers (1C0h to FB0h)	. 219
Device-Specific Registers – Error Checking and Debug	. 221
13-53. 1C0h Device-Specific Error Status for Egress ECC Error	
13-54. 1C4h Device-Specific Error Mask for Egress ECC Error	
13-55. 1C8h ECC Error Check Disable	
13-56. 1CCh Error Handler 32-Bit Error Status	
13-57. 1D0h Error Handler 32-Bit Error Mask	
13-58. 1DCh Debug Control	
13-59. 1E0h Power Management Hot Plug User Configuration	
13-60. 1E4h Egress Control and Status	
13-61. 1E8h Bad TLP Count.	
13-62. 1ECh Bad DLLP Count	
13-63. 1F0h Egress Performance Counter	
13-64. 1F4h Station 0/1 Lane Status/Software PEX_PORT_GOODx# LED Control	
13-65. 1F8h ACK Transmission Latency Limit	
·	
Device-Specific Registers – Physical Layer	
13-66. 204h Phy Receiver Not Detected and Electrical Idle Detect Masks	
13-67. 208h Phy Deskew Level Low	–
13-68. 20Ch Physical Deskew Level High	
13-69. 210h Phy User Test Pattern 0	
13-70. 214h Phy User Test Pattern 4	
13-71. 218h Phy User Test Pattern 8	
13-72. 21Ch Phy User Test Pattern 12	256
13-73. 220h Physical Layer Command and Status	
13-74. 224h Port Configuration.	
13-75. 228h Physical Layer Test	
13-76. 22Ch Physical Layer	
13-77. 230h Physical Layer Port Command	
13-78. 234h SKIP Ordered-Set Interval and Port Control	
13-79. 238h SerDes Quad 0 Diagnostic Data	
13-80. 23Ch SerDes Quad 1 Diagnostic Data	
13-81. 240h SerDes Quad 2 Diagnostic Data	
13-82. 244h SerDes Quad 3 Diagnostic Data	
13-83. 248h SerDes Nominal Drive Current Select	
13-84. 24Ch SerDes Drive Current Level 1	2/6

January, 2008

13-85. 250h SerDes Drive Current Level 2	
13-86. 254h SerDes Drive Equalization Level Select 1	278
13-87. 258h SerDes Drive Equalization Level Select 2	279
13-88. 260h Serial EEPROM Status and Control	280
13-89. 264h Serial EEPROM Data Buffer	282
13-90. 268h Serial EEPROM Clock Frequency	
13-91. 26Ch Serial EEPROM 3 rd Address Byte	
13-92. 270h Station 2 Lane Status	283
•	
Device-Specific Registers – I ² C Interface	
13-93. 294h I ² C Configuration	284
Device-Specific Registers – Bus Number CAM	
13-94. 2C8h Bus Number CAM 0	
13-95. 2CCh Bus Number CAM 1	
13-96. 2D0h Bus Number CAM 2	
13-97. 2E8h Bus Number CAM 8	
13-98. 2ECh Bus Number CAM 9	
13-99. 2F0h Bus Number CAM 10	
13-100. 2F8h Bus Number CAM 12	
13-101. 2FCh Bus Number CAM 13	
13-102. 300h Bus Number CAM 14	288
Device-Specific Registers – I/O CAM	200
13-103. 308h I/O CAM 0	
13-104. 30Ah I/O CAM 1	
13-105. 30Ch I/O CAM 2	
13-106. 318h I/O CAM 8	
13-107. 31Ah I/O CAM 9	
13-108. 31Ch I/O CAM 10	
13-109. 320h I/O CAM 12	
13-110. 322h I/O CAM 13	
13-111. 32411 I/O OAW 14	292
Device-Specific Registers – Address-Mapping CAM	293
13-112. 348h AMCAM 0 Memory Base and Limit	
13-113. 34Ch AMCAM 0 Prefetchable Memory Base and Limit	
13-114. 350h AMCAM 0 Prefetchable Memory Upper Base Address	
13-115. 354h AMCAM 0 Prefetchable Memory Upper Limit Address	
13-116. 358h AMCAM 1 Memory Base and Limit	
13-117. 35Ch AMCAM 1 Prefetchable Memory Base and Limit	
13-118. 360h AMCAM 1 Prefetchable Memory Upper Base Address	
13-119. 364h AMCAM 1 Prefetchable Memory Upper Limit Address	
13-120. 368h AMCAM 2 Memory Base and Limit	
13-121. 36Ch AMCAM 2 Prefetchable Memory Base and Limit	
13-122. 370h AMCAM 2 Prefetchable Memory Upper Base Address	
13-123. 374h AMCAM 2 Prefetchable Memory Upper Limit Address	
13-124. 3C8h AMCAM 8 Memory Base and Limit	
13-125. 3CCh AMCAM 8 Prefetchable Memory Base and Limit	
13-126. 3D0h AMCAM 8 Prefetchable Memory Upper Base Address	
13-127. 3D4h AMCAM 8 Prefetchable Memory Upper Limit Address	
13-128. 3D8h AMCAM 9 Memory Base and Limit	
13-129. 3DCh AMCAM 9 Prefetchable Memory Base and Limit	
13-130. 3E0h AMCAM 9 Prefetchable Memory Upper Base Address	
13-131. 3E4h AMCAM 9 Prefetchable Memory Upper Limit Address	
13-132. 3E8h AMCAM 10 Memory Base and Limit	
13-133. 3ECh AMCAM 10 Prefetchable Memory Base and Limit	
13-134. 3F0h AMCAM 10 Prefetchable Memory Upper Base Address	
13-135. 3F4h AMCAM 10 Prefetchable Memory Upper Limit Address	

	AMCAM 12 Memory Base and Limit	
	AMCAM 12 Prefetchable Memory Base and Limit	
	AMCAM 12 Prefetchable Memory Upper Base Address	
	AMCAM 12 Prefetchable Memory Upper Limit Address	
	AMCAM 13 Memory Base and Limit	
	AMCAM 13 Prefetchable Memory Base and Limit	
	AMCAM 13 Prefetchable Memory Upper Base Address	
	AMCAM 13 Prefetchable Memory Upper Limit Address	
	AMCAM 14 Memory Base and Limit	
	AMCAM 14 Prefetchable Memory Base and Limit	
	AMCAM 14 Prefetchable Memory Upper Base Address	
13-147. 434h	AMCAM 14 Prefetchable Memory Upper Limit Address	303
Device-Specific Re	gisters – Ingress Control and Port Enable	304
	Ingress Control	
	Ingress Control Shadow	
	Ingress Port Enable	
	Negotiated Link Width for Ports 0, 1, 2	
	Negotiated Link Width for Ports 8, 9, 10, 12, 13, 14	
	gisters – I/O CAM Base and Limit Upper 16 Bits	
	I/OCAM Upper Port 0	
	I/OCAM Upper Port 1	
	I/OCAM Upper Port 2	
	I/OCAM Upper Port 8	
	I/OCAM Upper Port 9	
	I/OCAM Upper Port 10	
	I/OCAM Upper Port 12	
13-160. 6B4h	I/OCAM Upper Port 13	313
13-161. 6B8h	I/OCAM Upper Port 14	313
	. "Ээл эргэн эн э	0.0
Device-Specific Re	•	
	gisters – Base Address Shadow	314
13-162. 6C0h	gisters – Base Address Shadow	314 315
13-162. 6C0h 13-163. 6C4h	gisters – Base Address Shadow	314 315 315
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h	gisters – Base Address Shadow	314 315 315 316
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CC	gisters – Base Address Shadow. BAR0 Shadow for Port 0. BAR1 Shadow for Port 0. BAR0 Shadow for Port 1.	314 315 315 316
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CC 13-166. 6D0h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR1 Shadow for Port 1 BAR1 Shadow for Port 1	314 315 315 316 316
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR1 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2	314 315 316 316 317 317
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR1 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR1 Shadow for Port 2 BAR0 Shadow for Port 8	314 315 316 316 317 317
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-169. 704h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR1 Shadow for Port 1 BAR1 Shadow for Port 2 BAR1 Shadow for Port 2 BAR0 Shadow for Port 8 BAR1 Shadow for Port 8	314 315 316 316 317 317 318
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-169. 704h 13-170. 708h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR1 Shadow for Port 1 BAR1 Shadow for Port 2 BAR1 Shadow for Port 2 BAR0 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR0 Shadow for Port 9	314 315 316 316 317 317 318 318
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-169. 704h 13-170. 708h 13-171. 70Ch	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR0 Shadow for Port 1 BAR1 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR0 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR1 Shadow for Port 9	314 315 316 316 317 318 318 318 319
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR0 Shadow for Port 1 BAR1 Shadow for Port 2 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR1 Shadow for Port 9 BAR1 Shadow for Port 9 BAR1 Shadow for Port 10	314 315 316 316 317 318 318 319 319
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR1 Shadow for Port 1 BAR1 Shadow for Port 2 BAR0 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR1 Shadow for Port 9 BAR1 Shadow for Port 10 BAR1 Shadow for Port 10	314 315 316 316 317 318 318 318 319 320
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR1 Shadow for Port 1 BAR1 Shadow for Port 2 BAR0 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12	314 315 316 316 317 318 318 319 320 320 321
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR1 Shadow for Port 1 BAR0 Shadow for Port 2 BAR0 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR1 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR0 Shadow for Port 12 BAR1 Shadow for Port 12 BAR1 Shadow for Port 12	314 315 316 316 317 318 318 319 320 321 321 321
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR0 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR1 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR0 Shadow for Port 12 BAR1 Shadow for Port 13	314 315 316 316 317 318 318 319 320 321 321 321 322
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR0 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR0 Shadow for Port 9 BAR1 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13	314 315 316 316 317 318 318 319 320 321 321 322 322 322
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-177. 72Ch	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR0 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR0 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR1 Shadow for Port 12 BAR1 Shadow for Port 12 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13 BAR1 Shadow for Port 14	314 315 316 316 317 317 318 318 319 320 321 321 322 323 323
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-177. 72Ch	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR0 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR0 Shadow for Port 9 BAR1 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13	314 315 316 316 317 317 318 318 319 320 321 321 322 323 323
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-178. 730h 13-179. 734h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 0 BAR0 Shadow for Port 1 BAR0 Shadow for Port 1 BAR0 Shadow for Port 2 BAR1 Shadow for Port 2 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR0 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR1 Shadow for Port 12 BAR1 Shadow for Port 12 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13 BAR1 Shadow for Port 13 BAR1 Shadow for Port 14	314 315 316 316 317 318 318 319 320 321 322 323 323
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-178. 730h 13-179. 734h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR0 Shadow for Port 1 BAR0 Shadow for Port 2 BAR0 Shadow for Port 2 BAR0 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR0 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR0 Shadow for Port 12 BAR1 Shadow for Port 13 BAR0 Shadow for Port 14 BAR1 Shadow for Port 13 BAR1 Shadow for Port 14 BAR1 Shadow for Port 14 BAR1 Shadow for Port 14	314 315 316 316 317 317 318 318 320 321 322 323 323 323 323
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-178. 730h 13-179. 734h Device-Specific Res	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR0 Shadow for Port 1 BAR0 Shadow for Port 2 BAR0 Shadow for Port 2 BAR0 Shadow for Port 8 BAR0 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR0 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR1 Shadow for Port 13 BAR0 Shadow for Port 14 BAR1 Shadow for Port 13 BAR1 Shadow for Port 14	314 315 316 316 317 317 318 318 320 321 321 322 323 323 324 325
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-169. 704h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-178. 730h 13-179. 734h Device-Specific Res	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR1 Shadow for Port 1 BAR0 Shadow for Port 2 BAR0 Shadow for Port 2 BAR0 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR0 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR0 Shadow for Port 13 BAR0 Shadow for Port 14 BAR1 Shadow for Port 13 BAR1 Shadow for Port 14 Capability VC0 Port 0 Capability VC0 Port 1 Capability	314 315 316 316 317 317 318 318 319 320 321 322 323 323 324 325 325
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-169. 704h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-178. 730h 13-179. 734h Device-Specific Rei 13-180. 740h 13-181. 748h 13-182. 750h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR1 Shadow for Port 1 BAR0 Shadow for Port 2 BAR0 Shadow for Port 2 BAR1 Shadow for Port 8 BAR0 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR0 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 11 BAR0 Shadow for Port 12 BAR0 Shadow for Port 14 BAR1 Shadow for Port 14 BAR1 Shadow for Port 14 BAR1 Shadow for Port 13 BAR1 Shadow for Port 14	314 315 316 316 317 317 318 318 319 320 321 322 323 323 324 325 325 325 325
13-162. 6C0h 13-163. 6C4h 13-164. 6C8h 13-165. 6CCh 13-166. 6D0h 13-167. 6D4h 13-168. 700h 13-169. 704h 13-170. 708h 13-171. 70Ch 13-172. 710h 13-173. 714h 13-174. 720h 13-175. 724h 13-176. 728h 13-177. 72Ch 13-178. 730h 13-179. 734h Device-Specific Ref 13-180. 740h 13-181. 748h 13-182. 750h 13-183. 780h	gisters – Base Address Shadow BAR0 Shadow for Port 0 BAR1 Shadow for Port 1 BAR1 Shadow for Port 1 BAR0 Shadow for Port 2 BAR0 Shadow for Port 2 BAR0 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 8 BAR1 Shadow for Port 9 BAR0 Shadow for Port 9 BAR0 Shadow for Port 10 BAR1 Shadow for Port 10 BAR1 Shadow for Port 12 BAR0 Shadow for Port 13 BAR0 Shadow for Port 14 BAR1 Shadow for Port 13 BAR1 Shadow for Port 14 Capability VC0 Port 0 Capability VC0 Port 1 Capability	314 315 316 317 317 318 318 319 320 321 321 322 323 323 325 325 326 326 326 327

			VCU Port 12 Capability	
			VC0 Port 13 Capability	
	13-188.	7B0h	VC0 Port 14 Capability	327
Device			isters – Ingress Credit Handler	
	13-189.	940h	INCH Port Pool Setting for Stations 0, 1, 2	329
	13-190.	A00h	INCH Threshold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12 VC0 Posted	220
	13-191.	A04h	INCH Threshold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12	აა∠
	10 100	4.00h	VC0 Non-Posted	333
			VC0 Completion	334
	13-193.	A18h	INCH Threshold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13 VC0 Posted	335
	13-194.	A1Ch	INCH Threshold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13	
	13-195.	A20h	VC0 Non-Posted	
			VC0 Completion	337
	13-196.	A30h	INCH Threshold Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Posted	338
	13-197.	A34h	INCH Threshold Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14	
			VC0 Non-Posted	339
	13-198.	A38h	INCH Threshold Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Completion	340
Dovice	Specifi	o Boo	isters – Port Configuration Header	
Device	-Speciii	C ney	Command Port 0	. 341
			Command Port 1	
			Command Port 2	
			Command Port 8	
			Command Port 9	
			Command Port 10	
			Command Port 12	
	13-206.	E1Ah	Command Port 13	348
	13-207.	E1Ch	Command Port 14	349
	13-208.	E20h	Bridge Control Port 0	350
	13-209.	E22h	Bridge Control Port 1	352
			Bridge Control Port 2	
			Bridge Control Port 8	
			Bridge Control Port 9	
			Bridge Control Port 10.	
			Bridge Control Port 12.	
			Bridge Control Port 13	
			Bridge Control Port 14	
Device	-Specifi	c Rea	isters – Source Queue Weight and Soft Error	. 368
			Port Egress TLP Threshold	
			Source Queue Weight	
			Soft Error Counters 1	
			Soft Error Counters 2	
			Soft Error Counters 3	
			Soft Error Counters 6	
			Soft Error Injection.	
	10 220.	1 0011	Con End injudion	

Advanced Error Reporting Extended Capability Registers	372
13-224. FB4h Advanced Error Reporting Enhanced Capability Header	
13-225. FB8h Uncorrectable Error Status	373
13-226. FBCh Uncorrectable Error Mask	374
13-227. FC0h Uncorrectable Error Severity	375
13-228. FC4h Correctable Error Status	376
13-229. FC8h Correctable Error Mask	377
13-230. FCCh Advanced Error Capabilities and Control	377
13-231. FD0h Header Log 0	378
13-232. FD4h Header Log 1	378
13-233. FD8h Header Log 2	378
13-234 FDCh Header Log 3	378

TECHNOLOGY ®

Chapter 1 Introduction

1.1 Features

PLX Technology's ExpressLaneTM PEX 8548 PCI Express Switch supports the following features:

- 9-port PCI Express switch
 - 48 lanes with integrated on-chip SerDes
 - Low-power SerDes (under 90 mW per lane)
 - Fully Non-Blocking Switch architecture
 - Port configuration
 - Nine independent ports
 - Choice of width (number of lanes) per unique link/port x1, x2, x4, x8, and x16
 - Configurable with serial EEPROM or I²C
 - Designate any port as the *upstream port* (Port 0 is recommended)
 - Maximum Payload Size 1,024 bytes
 - Dynamic Buffer Pool architecture, for faster credit updates
- Quality of Service (QoS) support
 - All ports support one, full-featured Virtual Channel (VC0)
 - All ports support eight Traffic Class (TC) mapping, independently of the other ports
 - Round-Robin and Weighted Round-Robin port arbitration
- · Reliability, Availability, Serviceability (RAS) features
 - PCI Express Standard Hot Plug Controller for three ports, including optional usage models for Manually operated Retention Latch, by way of MRL Sensor and Attention Button support
 - Baseline and Advanced Error Reporting capability
 - JTAG boundary scan
- INTA# (PEX_INTA#) and FATAL ERROR (FATAL_ERR#) (Conventional PCI SERR# equivalent) ball support
- Port Status balls (PEX_PORT_GOOD[14:12, 10:8, 2:0]#)
- Other PCI Express Capabilities
 - Transaction Layer Packet (TLP) Digest support
 - · Poison bit
 - End-to-end Cyclic Redundancy Check (ECRC)
 - Lane reversal support
 - Polarity reversal
 - Conventional PCI-compatible Link Power Management states L0, L0s, L1, L2/L3 Ready, and L3 (with Vaux *not supported*)
 - Conventional PCI-compatible Device Power Management states D0 and D3hot
 - Active State Power Management (ASPM) fully supported
- Out-of-Band Initialization options
 - Serial EEPROM
 - I²C (7-bit Slave address with 400 Kbps)

Introduction PLX Technology, Inc.

- High Performance
 - 240 Gbps aggregate bandwidth [2.5 Gbps/lane x 48 SerDes lanes x 2 (full duplex)]
 - Cut-Thru packet latency of 110 ns between symmetric (x16 to x16)
 - Non-blocking Crossbar Switch interface supports TLP bandwidth capacity of each x16 link
- Testability JTAG support for DC
- 37.5 x 37.5 mm², 736-ball, Plastic Ball Grid Array Heat-spreader (PBGA-H3)
- Typical power 4.91W
- Compliant to the following specifications:
 - PCI Local Bus Specification, Revision 3.0 (PCI r3.0)
 - PCI Bus Power Management Interface Specification, Revision 1.2 (PCI Power Mgmt. r1.2)
 - PCI to PCI Bridge Architecture Specification, Revision 1.2 (PCI-to-PCI Bridge r1.2)
 - PCI Express Base Specification, Revision 1.1 (PCI Express Base r1.1)
 - PCI Express Card Electromechanical Specification, Revision 1.1 (PCI ExpressCard CEM r1.1)
 - IEEE Standard 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture, 1990 (IEEE Standard 1149.1-1990)
 - IEEE Standard 1149.1a-1993, IEEE Standard Test Access Port and Boundary-Scan Architecture
 - IEEE Standard 1149.1-1994, Specifications for Vendor-Specific Extensions
 - IEEE Standard 1149.6-2003, IEEE Standard Test Access Port and Boundary-Scan Architecture Extensions (IEEE Standard 1149.6-2003)
 - The I^2C -Bus Specification, Version 2.1 (I^2C Bus v2.1)

January, 2008 Overview

1.2 Overview


This data book describes PLX Technology's ExpressLane PEX 8548, a fully non-blocking, low-latency, low-cost, and low-power 48-lane, 9-port PCI Express Gen 1 switch. Conforming to the *PCI Express Base r1.1*, the PEX 8548 enables users to add scalable, high-bandwidth I/O to a wide variety of products, including servers, communication products, storage systems, routers, blade servers, graphics, and other embedded products. The PEX 8548's flexible hardware configuration and software programmability allows the switch's port configurations and QoS operating characteristics to be tailored to suit a wide variety of application requirements.

The PEX 8548 is principally aimed at fan-in/out or aggregation applications; however, it can also be used in peer-to-peer communication traffic. The PEX 8548 supports a large number of port configurations. *For example*, if using the PEX 8548 in a fan-out application (such as in Figure 1-1), configure the upstream port as x8 and the downstream ports as:

- Two x8 ports and six x4 ports
- Five x8 ports
- Eight x4 ports

or other combinations, up to the maximum number of lanes (48) or ports (9). For dual-graphics applications, configure the PEX 8548 as three x16 ports (one upstream and two downstream). The PEX 8548 can support x1 and x2 ports by auto-negotiating its ports to the width of the end-device to which it is interfacing.

Figure 1-1. PEX 8548 Port Configuration Examples



Introduction PLX Technology, Inc.

THIS PAGE INTENTIONALLY LEFT BLANK.



Chapter 2 Features and Applications

2.1 Flexible and Feature-Rich 48-Lane/9-Port Switch

2.1.1 Highly Flexible Port Configurations

The PLX ExpressLane PEX 8548 PCI Express Switch offers highly configurable ports. A maximum of nine ports (three per station, three stations total) can be configured to x1, x2, x4, x8, or x16 link widths, in any combination to support specific bandwidth needs. The ports can be symmetric (each port has the same lane width) or asymmetric (ports have different lane widths). Any one port can be designated as, or dynamically changed to be, the upstream port.

The PEX 8548 supports a large number of port configurations. *For example*, the PEX 8548 can be used in a fan-out application, with port widths of x1, x2, x4, x8, or x16, where any port can be designated as the upstream port and remainder of the available lanes divided among eight downstream ports of varying widths.

The PEX 8548 architecture allows for the combining of smaller ports to create larger ports. *For example*, two x4 ports can be combined to create a x8 port, or two x8 ports can be combined to create a x16 port. Furthermore, the PEX 8548 supports auto-negotiation, which allows the switch to train down to smaller widths (x8, x4, x2, or x1). Link widths can be individually configured from each port through auto-negotiation, hardware strapping, an optional serial EEPROM, or the I²C interface.

2.1.2 High Performance

The PEX 8548 architecture supports packet Cut-Thru with a latency of 110 ns between symmetric (x16 to x16) ingress and egress ports. This, combined with large Packet memory, support for larger packet payloads (programmable 128- to 1,024-byte Maximum Payload Size), and Non-Blocking Internal Switch architecture, allow high TLP throughput on each link for performance-hungry applications, *such as* storage servers or storage switch fabrics.

2.1.3 End-to-End Packet Integrity

The PEX 8548 provides **End-to-end Cyclic Redundancy Check** (ECRC) protection and **Poison** bit support, to enable designs that require **guaranteed error-free packets**. PLX also supports data path parity and memory (RAM) error correction as packets pass through the PEX 8548. These features are optional in the *PCI Express Base r1.1*; however, PLX provides them across its entire ExpressLane PCI Express Gen 1 switch product line.

2.1.4 Configuration Flexibility

The PEX 8548 provides several ways to configure its operations. *For example*, the PEX 8548 can be configured through Strapping balls, the I²C interface, CPU Configuration requests, or an optional serial EEPROM. Additionally, the I²C interface allows for easy debug during the development phase, performance monitoring during the operation phase, and driver or software upgrade.

2.1.5 Interoperability

The PEX 8548 is designed to be fully compliant with the *PCI Express Base r1.1*. Additionally, the device supports **auto-negotiation**, **lane reversal**, and **polarity reversal**, for maximum board design and board layout flexibility. Furthermore, the PEX 8548 is interoperable with many popular motherboards and server boards with PCI Express connections, and PCI Express endpoints (Ethernet, RAID Controllers), as well as PLX's family of PCI Express switches and bridges. All PLX ExpressLane devices undergo thorough interoperability testing at PLX's **Interoperability Lab** and compliance testing at the **PCI-SIG Compliance Workshop**, to ensure compatibility with PCI Express devices in the market.

2.1.6 Low Power with Granular SerDes Control

The PEX 8548 provides **low-power** capability that is fully compliant with the *PCI Express Base r1.1* Power Management specifications. Unused SerDes can be disabled to further reduce power consumption.

The PEX 8548 supports **SerDes output software control**, to allow power and signal strength optimization within a system. The PLX SerDes implementation supports four power levels – *Off, Low, Typical*, and *High*. The SerDes block also supports **Loopback modes** and **Advanced Error Reporting**, which enables efficient system debug and management.

2.1.7 Hot Plug for High Availability

Hot Plug capability allows users to replace hardware modules and perform maintenance, without having to power down the system.

The PEX 8548 Hot Plug Capability and Advanced Error Reporting features make the switch suitable for **High-Availability** (**HA**) **applications**. Hot Plug-capable downstream Ports 1, 8, and 9 each have a Standard Hot Plug Controller. If the PEX 8548 is used in an application where one or more of its downstream ports connect to PCI Express slots, use Port 1, 8, and/or 9 for those slots. The PEX 8548 automatically manages Hot Plug events on its Hot Plug-capable downstream ports/slots. Additionally, the upstream port is a fully compliant Hot Plug client, and the PEX 8548 can be used on hot-pluggable adapter boards, docking stations, and line cards.

Note: The PEX 8548 Standard Hot Plug Controller signals are available on Ports 1, 8, and 9, when configured as downstream ports.

2.1.8 Dynamic Lane Reversal

The PEX 8548 supports dynamic Lane Reversal during the link training process. Lane Reversal capability allows flexibility in determining board routing, so that PCI Express components can be connected without having to crisscross wires. If the wiring of lanes to a device is reversed (on both Transmitters and Receivers), only one of the two connected devices must support Lane Reversal.

Either of the outside lanes (Transmitter and Receiver pairs) of the PEX 8548 programmed port width must be identified as being Lane 0. During link training, both devices on the link negotiate the lane numbering. During the LTSSM's Configuration state, the upstream device sends TS1 Ordered-Sets, in which each connected lane is identified by a consecutive Lane Number, starting with Lane 0 corresponding to the physical Lane Number of the port. If the PEX 8548 port receives a TS1 with a non-zero Lane Number on its Lane 0, the port reverses its lane numbers and again attempts to train. To confirm successful Lane Number negotiation, both devices exchange TS2 Ordered-Sets with identical Lane Numbers on each connected lane.

2.1.9 Fully Compliant Power Management

The PEX 8548 supports Link (L0, L0s, L1, L2/L3 Ready, and L3) and Device (D0 and D3hot) Power Management (PM) states, in compliance with the *PCI Express Base r1.1* Power Management specifications.

2.2 Applications

Suitable for **host-centric** and **peer-to-peer traffic**, the PEX 8548 can be configured for a wide variety of form factors and applications.

2.2.1 Host Centric Fan-Out

The PEX 8548, with versatile symmetric or asymmetric lane configuration capability, allows user-specific tuning to a variety of host-centric applications.

Figure 2-1 illustrates a typical **server-based** design, where the Root Complex provides a PCI Express link needing to be expanded into a larger number of smaller ports for a variety of I/O functions with different bandwidth requirements. In this example, the PEX 8548 has an 8-lane upstream port, and as many as eight downstream ports. The downstream ports can be of differing widths, if required.




Figure 2-1. Fan-In/Fan-Out Usage

2.2.2 Peer-to-Peer and Backplane Usage

The PEX 8548 is also suitable for peer-to-peer applications, *such as* switch fabrics and backplanes. As illustrated in Figure 2-2, the PEX 8548 provides peer-to-peer data exchange for a large number of line cards where the CPU/Host plays a management role.

Figure 2-2. Peer-to-Peer and Backplane Usage

2.2.3 Graphics Fan-Out Switch

High-resolution 3D graphics applications can take full advantage of the PEX 8548 three-port configuration. Applications *such as* dual graphics, high-resolution gaming, high-resolution scientific use, and image processing can benefit from PEX 8548 performance. Figure 2-3 illustrates using the PEX 8548 in a dual-graphics gaming application, where two Graphics Processing Units (GPUs) drive a single monitor for the ultimate gaming experience. The upstream x16 port links to the Root Complex and the two downstream ports connect to the Graphics modules. The PEX 8548's peer-to-peer support allows the two GPU modules to communicate with one another, in addition to upstream, for maximum performance.

The number and variety of PCI Express native-mode devices are rapidly growing. These devices, *such as* graphics boards, are expected to rapidly become mainstream. As that occurs, it becomes necessary to take a wide (x16) graphics port on the Root Complex device and fan the PEX 8548 out to four x8 or two x16 ports, as illustrated in Figure 2-3.




Figure 2-3. Graphics Fan-Out - Dual Graphics

2.2.4 Blade Server Switch Fabric

The PEX 8548 can be cascaded to create a large number of ports. *For example*, in a Blade Server application, two PEX 8548 switches can be combined to support up to 16 blades. (Refer to Figure 2-4.) The switches can be linked to available PCI Express ports. The number of ports and port widths can be configured as needed.




Figure 2-4. Blade Server

2.3 Software Usage Model

From the system model viewpoint, each PCI Express port is a virtual PCI-to-PCI bridge device, with its own set of PCI Express Configuration registers. The recommended upstream port is Port 0; however, any port can be configured as the upstream port through optional configuration, by way of a serial EEPROM, the I²C interface, or Strapping balls. The BIOS or Host can configure the other ports, by way of the upstream port, using Conventional PCI enumeration.

2.3.1 System Configuration

The virtual PCI-to-PCI bridges within the PEX 8548 are compliant to the PCI and PCI Express system models. The Configuration Space registers (CSRs) in a virtual primary/secondary PCI-to-PCI bridge are accessible by Type 0 and Type 1 Configuration requests, through the virtual primary bus interface (matching Bus Number, Device Number, and Function Number).

2.3.2 Interrupt Sources and Events

The PEX 8548 supports the INTx Interrupt message type (compatible with *PCI r3.0* Interrupt signals) or Message Signaled Interrupts (MSI), when enabled. The PEX 8548 generates interrupts/messages for Hot Plug or Link State events, Device-Specific errors, and Baseline and Advanced Error Reporting.



Chapter 3 Signal Ball Description

3.1 Introduction

This chapter provides descriptions of the PEX 8548 signal balls. The signals are divided into the following groups:

- PCI Express Signals
- Hot Plug Signals
- Serial EEPROM Signals
- Strapping Signals
- JTAG Interface Signals
- Fatal Error Signal
- I²C Slave Interface Signals
- No Connect Signals
- Power and Ground Signals

The signal name, type, location, and a brief description are provided for each signal ball. A list of signals by location and a map of the PEX 8548's physical layout are also provided.

3.2 Abbreviations

The following abbreviations are used in the signal tables provided in this chapter.

Table 3-1. Ball Assignment Abbreviations

Abbreviation	Description		
#	Active-Low signal		
APWR	Power (VDD10A) balls for SerDes Analog circuits		
CMLCLKn ^a	Differential low-voltage, high-speed, CML negative Clock inputs		
CMLCLKp ^a	Differential low-voltage, high-speed, CML positive Clock inputs		
CMLRn	Differential low-voltage, high-speed, CML negative Receiver inputs		
CMLRp	Differential low-voltage, high-speed, CML positive Receiver inputs		
CMLTn	Differential low-voltage, high-speed, CML negative Transmitter outputs		
CMLTp	Differential low-voltage, high-speed, CML positive Transmitter outputs		
CPWR	Power (VDD10) balls for low-voltage Core circuits		
GND	Common Ground (VSS) for all circuits; also associated with VSS_THERMAL (thermal ground)		
I	Input (signals with internal pull-up resistors)		
I/O	Bidirectional (Input or Output) signal (signals without internal pull-up resistors)		
I/OPWR	WR 3.3V Power (VDD33) balls for Input and Output interfaces		
О	Output		
OD	Open Drain output		
PLL_GND	PLL Ground connection		
PLLPWR	3.3V Power (VDD33A) balls for PLL circuits		
PU	Weak internal pull-up resistor		
SerDes	Differential low-voltage, high-speed, I/O signal pairs (negative and positive)		
SPWR	Power (VDD10S) balls for SerDes Digital circuits		
STRAP	Input Strapping balls, cannot be left floating on the board		

a. For REFCLK input, CML source is recommended; however, LVDS source is supported.

3.3 Internal Pull-Up Resistors

The PEX 8548 contains signals that have weak internal pull-up resistors, indicated in this chapter by PU, in the signal ball tables (**Type** column). If a signal with this notation is used and no board trace is connected to the ball, the internal resistor is normally sufficient to keep the signal from toggling. If a listed signal is not used, but is connected to a board trace, the internal resistors might not be strong enough to hold the signal in the inactive state, and therefore it is recommended that the signal be pulled High to VDD33 or Low to VSS (GND), as appropriate, through a $3K\Omega$ to $10K\Omega$ resistor.

3.4 Signal Ball Descriptions

3.4.1 PCI Express Signals

The PCI Express SerDes and Control signals are defined in Table 3-2.

Note: The ball numbers are ordered, in sequence, to follow the Signal Name sequencing [n to 0].

Table 3-2. PCI Express Signals – 205 Balls

Signal Name	Туре	Location	Description
PEX_INTA# Note: OD when I2C_INTA_ENABLE# is strapped Low. O always Low when I2C_INTA_ENABLE# is strapped High.	OD or O always Low (refer to Note)	N33	Interrupt Output PEX_INTA# Interrupt output is enabled if: INTx messages are enabled (PCI Command register Interrupt Disable bit, offset 04h[10]=0), and MSI is disabled (MSI Control register MSI Enable bit, offset 48h[16]=0) PEX_INTA# output is enabled (ECC Error Check Disable register Enable PEX_INTA# Ball for Hot Plug or Link State Event bit, Port 0, offset 1C8h[4]=1) Note: PEX_INTA# assertion and INTx message generation are mutually exclusive. When I2C_INTA_ENABLE# is strapped High, PEX_INTA# (and also 12C_SCL and 12C_SDA) is an output always driven Low. When I2C_INTA_ENABLE# is strapped Low, PEX_INTA# assertion (Low) indicates that one or more of the following events and/or errors (if not masked) were detected: PCI Express Hot Plug Events (Slot Status register, offset 80h), All Downstream Ports: Presence Detect Changed (bit 19 = 1) Data Link Layer State Changed (bit 24 = 1) Note: Presence is determined by the logical OR of SerDes Receiver Detect or HP_PRSNTx# input (Ports 1, 8, and 9 only) for the port. Hot Plug Events (Slot Status register, offset 80h), Ports 1, 8, and 9 only: Attention Button Pressed (bit 16 = 1) Power Fault Detected (bit 17 = 1) MRL Sensor Changed (bit 18 = 1) Command Completed (bit 20 = 1) Device-Specific Error Conditions: Completion FIFO overflow [Error Handler 32-Bit Error Status register Completion FIFO Overflow Status bit (offset 1CCh[0]=1) in each port] Header Shadow FIFO overflow [Error Handler 32-Bit Error Status register Header Shadow FIFO Overflow Status bit (offset 1CCh[1]=1) in each port] Internal RAM 2-bit ECC Error and 1-bit ECC Error counter overflow [Device-Specific Error Status for Egress ECC Error register (Port 0, 8, or 12, offset 1CCh[1]=1) in each port] Internal RAM 2-bit ECC Error and 1-bit ECC Error register (Port 0, 8, or 12, offset 1C4h[31:0]) Internal RAM 2-bit ECC Error and 1-bit ECC Error register (Port 0, 8, or 12, offset 1C4h[31:0]) Internal RAM 2-bit ECC Error Mask for Egress ECC Error register (fortset 1CCh[26:4]), if not masked in the

January, 2008 PCI Express Signals

Table 3-2. PCI Express Signals – 205 Balls (Cont.)

Signal Name	Туре	Location	Description
PEX_PERn[15:0]	CMLRn	AM18, AM16, AM14, AM12, AM10, AM8, AM6, AM4, AM2, AK5, AH5, AF5, AD5, AB5, Y5, V5	Negative Half of PCI Express Receiver Differential Signal Pairs for Station 0 (16 Balls)
PEX_PERn[31:16]	CMLRn	E35, E33, E31, E29, E27, E25, E23, E21, E19, E17, E15, E13, E11, E9, E7, E5	Negative Half of PCI Express Receiver Differential Signal Pairs for Station 1 (16 Balls)
PEX_PERn[47:32]	CMLRn	AM20, AM22, AM24, AM26, AM28, AM30, AM32, AM34, AK32, AH32, AF32, AD32, AB32, Y32, V32, T32	Negative Half of PCI Express Receiver Differential Signal Pairs for Station 2 (16 Balls)
PEX_PERp[15:0]	CMLRp	AN18, AN16, AN14, AN12, AN10, AN8, AN6, AN4, AN2, AK4, AH4, AF4, AD4, AB4, Y4, V4	Positive Half of PCI Express Receiver Differential Signal Pairs for Station 0 (16 Balls)
PEX_PERp[31:16]	CMLRp	D35, D33, D31, D29, D27, D25, D23, D21, D19, D17, D15, D13, D11, D9, D7, D5	Positive Half of PCI Express Receiver Differential Signal Pairs for Station 1 (16 Balls)
PEX_PERp[47:32]	CMLRp	AN20, AN22, AN24, AN26, AN28, AN30, AN32, AN34, AK33, AH33, AF33, AD33, AB33, Y33, V33, T33	Positive Half of PCI Express Receiver Differential Signal Pairs for Station 2 (16 Balls)
PEX_PERST#	I	Н5	PCI Express Reset Used to cause a Fundamental Reset. (Refer to Chapter 5, "Reset and Initialization," for further details.)

Table 3-2. PCI Express Signals – 205 Balls (Cont.)

Signal Name	Туре	Location	Description
PEX_PETn[15:0]	CMLTn	AT18, AT16, AT14, AT12, AT10, AT8, AT6, AT4, AT2, AK1, AH1, AF1, AD1, AB1, Y1, V1	Negative Half of PCI Express Transmitter Differential Signal Pairs for Station 0 (16 Balls)
PEX_PETn[31:16]	CMLTn	A35, A33, A31, A29, A27, A25, A23, A21, A19, A17, A15, A13, A11, A9, A7, A5	Negative Half of PCI Express Transmitter Differential Signal Pairs for Station 1 (16 Balls)
PEX_PETn[47:32]	CMLTn	AT20, AT22, AT24, AT26, AT28, AT30, AT32, AT34, AK36, AH36, AF36, AD36, AB36, Y36, V36, T36	Negative Half of PCI Express Transmitter Differential Signal Pairs for Station 2 (16 Balls)
PEX_PETp[15:0]	CMLTp	AR18, AR16, AR14, AR12, AR10, AR8, AR6, AR4, AR2, AK2, AH2, AF2, AD2, AB2, Y2, V2	Positive Half of PCI Express Transmitter Differential Signal Pairs for Station 0 (16 Balls)
PEX_PETp[31:16]	CMLTp	B35, B33, B31, B29, B27, B25, B23, B21, B19, B17, B15, B13, B11, B9, B7, B5	Positive Half of PCI Express Transmitter Differential Signal Pairs for Station 1 (16 Balls)
PEX_PETp[47:32]	CMLTp	AR20, AR22, AR24, AR26, AR28, AR30, AR32, AR34, AK35, AH35, AF35, AD35, AB35, Y35, V35, T35	Positive Half of PCI Express Transmitter Differential Signal Pairs for Station 2 (16 Balls)

January, 2008 PCI Express Signals

Table 3-2. PCI Express Signals – 205 Balls (Cont.)

Signal Name	Туре	Location	Description
PEX_PORT_GOOD[14:12, 10:8, 2:0]#	O	L33, L35, L36, M32, K32, T5, M33, M35, N5	Active-Low PCI Express Port Linkup Status Indicator Outputs for Ports 14, 13, 12, 10, 9, 8, 2, 1, and 0 –or– Programmable GPO (9 Balls) When the Debug Control register On-Board SerDes Port Status Control bit (Port 0, offset 1DCh[30]) is cleared to 0, outputs indicate Port Linkup status. These signals can directly drive common-anode LED modules (external current-limiting resistors are required). When the Debug Control register On-Board SerDes Port Status Control bit (Port 0, offset 1DCh[30]) is set to 1, these signals are General-Purpose outputs controlled by the Station 0/1 Lane Status/Software PEX_PORT_GOODx# LED Control register Port LED Status Control field (Port 0, offset 1F4h[8:0]).
PEX_REFCLKn	CMLCLKn	T1	Negative Half of 100-MHz PCI Express Reference Clock Input Signal Pair
PEX_REFCLKp	CMLCLKp	T2	Positive Half of 100-MHz PCI Express Reference Clock Input Signal Pair

3.4.2 Hot Plug Signals

The PEX 8548 includes nine Hot Plug signals for each Hot Plug-capable downstream PCI Express port – Ports 1, 8, and 9 (3 ports x 9 signals/port = 27 total signals) – defined in Table 3-3. These signals are active only for Hot Plug-capable downstream ports configured at start-up. (Refer to Chapter 11, "Hot Plug Support," for further details.)

Table 3-3. Hot Plug Signals - 27 Balls

Signal Name	Туре	Location	Description
HP_ATNLED[9:8, 1]#	O	N2, L2, H3	Hot Plug Attention LED Outputs for Ports 9, 8, and 1 (3 Balls) Active-Low Slot Control Logic output used to drive the Attention Indicator. Output is set Low to turn On the LED. Enabled when the Slot Capability register Attention Indicator Present bit is set (offset 7Ch[3]=1) and controlled by the Slot Control register Attention Indicator Control field (offset 80h[7:6]). When software writes to the Attention Indicator Control field, a Command Completed interrupt can be generated to notify the Host that the command has been executed. Software must use a Byte or Word Write (and not a Dword Write) to control HP_ATNLEDx#. When the following conditions exist: • Slot Capability register Attention Indicator Present bit is set (offset 7Ch[3]=1), and • Slot Control register Command Completed Interrupt Enable bit is not masked (offset 80h[4]=1), and • Slot Control register Hot Plug Interrupt Enable bit is set (offset 80h[5]=1), an interrupt (MSI, INTx message, or PEX_INTA# output, all mutually
HP_BUTTON[9:8, 1]#	I PU ^a	T4, P5, D1	an interrupt (NISI, INTX message, of PEX_INTA# output, an intutually exclusive) can be generated to the Host. An external current-limiting resistor is required. Hot Plug Attention Button Inputs for Ports 9, 8, and 1 (3 Balls) Active-Low Slot Control Logic input, directly connected to the Attention Button, with input assertion status latched in the Slot Status register Attention Button Pressed bit (offset 80h[16]). Enabled when the Slot Capability register Attention Button Present bit is set (offset 7Ch[0]=1). When the following conditions exist: • HP_BUTTONx# is not masked (Slot Control register Attention Button Pressed Enable bit, offset 80h[0]=1), and • Slot Capability register Hot Plug Capable bit is set (offset 7Ch[6]=1), and • Slot Control register Hot Plug Interrupt Enable bit is set (offset 80h[5]=1), an interrupt (MSI, INTx message, or PEX_INTA# output, all mutually exclusive) can be generated, to notify the Host of intended board insertion or removal. Note: HP_BUTTONx# is internally de-bounced, but must remain stable for at least 10 ms.

January, 2008 Hot Plug Signals

Table 3-3. Hot Plug Signals – 27 Balls (Cont.)

Signal Name	Туре	Location	Description
HP_CLKEN[9:8, 1]#	О	L1, G3, M3	Hot Plug Reference Clock Enable Outputs for Ports 9, 8, and 1 (3 Balls) Active-Low output that, when enabled, allows external REFCLK to be provided to the slot. Enabled when the Slot Capability register Power Controller Present bit is set (offset 7Ch[1]=1), and controlled by the Slot Control register Power Controller Control bit (offset 80h[10]). The time delay from HP_PWRENx# output assertion to HP_CLKENx# output assertion is programmable (through serial EEPROM load) from 16 ms (default) to 128 ms, in the HPC Tpepy Delay field (offset 1E0h[4:3]).
HP_MRL[9:8, 1]#	I PU ^a	P2, N4, H2	Hot Plug Manually Operated Retention Latch Sensor Inputs for Ports 9, 8, and 1 (3 Balls) Active-Low input that triggers Slot Control Logic. Directly connected to an optional MRL Sensor that is logic High when the latch is not closed. HP_MRLx# input assertion enables Hot Plug output sequencing to turn On the slot's power (HP_PWRENx# and HP_PWRLEDx#) and clock (HP_CLkEnx#), and de-assert Reset (HP_PERSTx#) after reset or under software control. Enabled when the Slot Capability register MRL Sensor Present bit is set (offset 7Ch[2]=1). A change in the HP_MRLx# Input signal state is latched in the Slot Status register MRL Sensor Changed bit (offset 80h[18]), and the state change can assert an interrupt to notify the Host of a change in the MRL Sensor state. When the following conditions exist: • HP_MRLx# is not masked (Slot Control register MRL Sensor Changed Enable bit, offset 80h[2]=1), and • Slot Control register Hot Plug Interrupt Enable bit is set (offset 80h[5]=1), an interrupt (MSI, INTx message, or PEX_INTA# output, all mutually exclusive) can be generated. If the associated Hot Plug-capable downstream port connects to a PCI Express board slot that does not implement an MRL Sensor, HP_MRLx# is normally connected to HP_PRSNTx# and a pull-up resistor, with the common node connected to the PRSNT2# signal(s) at the slot. If the associated Hot Plug-capable downstream port instead connects directly to a device (in which case Hot Plug is not used), pull HP_MRLx# Low. Note: HP_MRLx# is internally de-bounced, but must remain stable for at least 10 ms. HP_MRLx#, if enabled, is not de-bounced when sampled immediately after reset.
HP_PERST[9:8, 1]#	О	R4, J3, K5	Hot Plug Reset Outputs for Ports 9, 8, and 1 (3 Balls) Active-Low Hot Plug output used to reset the slot. Controlled by the Slot Control register Power Controller Control bit (offset 80h[10]).

Table 3-3. Hot Plug Signals – 27 Balls (Cont.)

Signal Name	Туре	Location	Description
HP_PRSNT[9:8, 1]#	I PU ^a	M2, J2, K1	Hot Plug PRSNT2# Inputs for Ports 9, 8, and 1 (3 Balls) Active-Low input connected to the slot's PRSNT2# signal, which on the add-in board connects to the slot's PRSNT1# signal, which is normally grounded on the PRSNT2# signal at the motherboard slot. A change in the HP_PRSNTx# Input signal state is latched in the Slot Status register Presence Detect Changed bit (offset 80h[19]), and the state change can assert an interrupt to notify the Host of board presence or absence. When the following conditions exist: • HP_PRSNTx# is not masked (Slot Control register Presence Detect Changed Enable bit (offset 80h[3]=1), and • Slot Control register Hot Plug Interrupt Enable bit is set (offset 80h[5]=1), an interrupt (MSI, INTx message, or PEX_INTA# output, all mutually exclusive) can be generated. Note: HP_PRSNTx# is internally de-bounced, but must remain stable for at least 10 ms.
HP_PWREN[9:8, 1]#	O	M1, M4, K2	Hot Plug Power Enable Outputs for Ports 9, 8, and 1 (3 Balls) Active-Low Slot Control Logic output that controls the slot Power state. When this signal is Low, power is enabled to the slot. Enabled when the Slot Capability register Power Controller Present bit is set (offset 7Ch[1]=1). When software turns the slot's Power Controller On or Off [Slot Control register Power Controller Control bit (offset 80h[10])], a Command Completed interrupt can be generated to notify the Host that the command has been executed. When the following conditions exist: • Slot Control register Command Completed Interrupt Enable bit is not masked (offset 80h[4]=1), and • Slot Control register Hot Plug Interrupt Enable bit is set (offset 80h[5]=1), an interrupt (MSI, INTx message, or PEX_INTA# output, all mutually exclusive) can be generated to the Host. When HP_MRLx# is enabled [Slot Capability register MRL Sensor Present bit is set (offset 7Ch[2]=1)], HP_MRLx# input assertion enables Hot Plug output sequencing to turn On the slot's power, by asserting HP_PWRENx# after reset or under software control.

January, 2008 Hot Plug Signals

Table 3-3. Hot Plug Signals – 27 Balls (Cont.)

Signal Name	Туре	Location	Description
HP_PWRFLT[9:8, 1]#	I PU ^a	R5, L3, J4	Hot Plug Power Fault Inputs for Ports 9, 8, and 1 (3 Balls) Active-Low input that indicates the slot's external Power Controller detected a power fault on one or more supply rails. Enabled when the Slot Capability register Power Controller Present bit is set (offset 7Ch[1]=1), and input assertion status is latched in the Slot Status register Power Fault Detected bit (offset 80h[17]). When the following conditions exist: • HP_PWRFLTx# is not masked (Slot Control register Power Fault Detector Enable bit, offset 80h[1]=1), and • Slot Control register Hot Plug Interrupt Enable bit is set (offset 80h[5]=1), an interrupt (MSI, INTx message, or PEX_INTA# output, all mutually exclusive) can be generated, to notify the Host of a power fault. Note: If HP_PWRENx# and HP_CLKENx# are not used, HP_PWRFLTx# can be used as a general-purpose input with status reflected in the Slot Status register Power Fault Detected bit (offset 80h[17]), provided the Slot Capability register Power Controller Present bit is set (offset 7Ch[1]=1).
HP_PWRLED[9:8, 1]#	O	K4, E1, P4	Hot Plug Power LED Outputs for Ports 9, 8, and 1 (3 Balls) Active-Low Slot Control Logic output used to drive the Power Indicator. This output is set Low to turn On the LED. Enabled when the Slot Capability register Power Indicator Present bit is set (offset 7Ch[4]=1), and controlled by the Slot Control register Power Indicator Control field (offset 80h[9:8]). When software writes to the Power Indicator Control field, a Command Completed interrupt can be generated to notify the Host that the command has been executed. Software must use a Byte or Word Write (and not a Dword Write) to control HP_PWRLEDx#. When the following conditions exist: • Slot Capability register Power Indicator Present bit is set (offset 7Ch[4]=1), and • Slot Control register Command Completed Interrupt Enable bit is not masked (offset 80h[4]=1), and • Slot Control register Hot Plug Interrupt Enable bit is set (offset 80h[5]=1), an interrupt (MSI, INTx message, or PEX_INTA# output, all mutually exclusive) can be generated to the Host. An external current-limiting resistor is required.

a. If Hot Plug outputs (including HP_PERSTx#) are used and HP_MRLx# inputs are not used, pull HP_MRLx# inputs Low so that Hot Plug outputs (including HP_PERSTx#) will properly sequence if the serial EEPROM is blank or missing. Default register values enable HP_MRLx#, which must then be asserted to cause Hot Plug outputs to toggle (for example, to de-assert HP_PERSTx# and assert HP_PWRLEDx#).

3.4.3 Serial EEPROM Signals

The PEX 8548 includes four signals for interfacing to a serial EEPROM, defined in Table 3-4. For information regarding serial EEPROM use, refer to Chapter 10, "Serial EEPROM Controller."

Table 3-4. Serial EEPROM Signals – 4 Balls

Signal Name	Туре	Location	Description
EE_CS#	0	P35	Serial EEPROM Active-Low Chip Select Output
EE_DI	0	P34	PEX 8548 Output to Serial EEPROM Data Input
EE_DO	I PU	P33	PEX 8548 Input from Serial EEPROM Data Output Should be pulled High to VDD33.
EE_SK	O	N36	Serial EEPROM Clock Output Programmable [by way of the Serial EEPROM Clock Frequency register EepFreq[2:0] field (Port 0, offset 268h[2:0])] to the following: • 1 MHz (default) • 1.98 MHz • 5 MHz • 9.62 MHz • 12.5 MHz • 17.86 MHz

January, 2008 Strapping Signals

3.4.4 Strapping Signals

The PEX 8548 Strapping signals, defined in Table 3-5, set the configuration of upstream port assignment, port width, and various setup and test modes. These balls must be tied High to VDD33 or Low to VSS (GND). After a Fundamental Reset, the **Link Capability**, **Debug Control**, and **Port Configuration** registers capture ball status. Strapping ball Configuration data can be changed by writing new data to these registers from the serial EEPROM.

Table 3-5. Strapping Signals – 21 Balls

Signal Name	Туре	Location	Description
I2C_INTA_ENABLE#	PU STRAP	G36	I ² C and PEX_INTA# Enable Enables I ² C and PEX_INTA#. Controls whether the I2C_SCL, I2C_SDA, and PEX_INTA# buffers are Open Drain (enabled), or Outputs always driven Low (disabled). Pull-up/pull-down resistor recommendations: • Must be pulled High to VDD33 or Low to VSS (GND) through external resistors. • I ² C and PEX_INTA# output are not used (for Hot Plug events, Link State events, and/or Device-Specific errors) – I2C_INTA_ENABLE# input should be pulled High. • I ² C and PEX_INTA# output are used (for Hot Plug events, Link State events, and/or Device-Specific errors) – I2C_INTA_ENABLE# input should be pulled High or remain unconnected with its internal pull-up resistor, to force the I2C_SCL, I2C_SDA, and PEX_INTA# buffers to always be driven Low in which case I2C_SCL, I2C_SDA, and PEX_INTA# can all remain unconnected. • I ² C and PEX_INTA# output are used – I2C_INTA_ENABLE# input must be pulled Low to configure the I2C_SCL, I2C_SDA, and PEX_INTA# buffers to be Open Drain, in which case all three signals should be connected to external pull-up resistors.
STRAP_DEBUG_SEL[1:0]	STRAP	H34, J32	Factory Test Only (2 Balls) Must be tied High.
STRAP_FAST_BRINGUP#	STRAP	R3	Factory Test Only Must be tied High.
STRAP_PLL_BYPASS#	STRAP	L5	Factory Test Only Must be tied High.

Table 3-5. Strapping Signals – 21 Balls (Cont.)

Signal Name	Туре	Location	Description
STRAP_PROBE_MODE#	STRAP	Н33	Factory Test Only Must be tied High.
STRAP_SERDES_MODE_ENABLE#	STRAP	P36	Factory Test Only Must be tied High.
STRAP_STN0_PORTCFG[1:0]	STRAP	N35, N34	Strapping Signals to Select Number of Lanes in Port Configuration for Station 0, Ports 0, 1, and 2 (2 Balls) Register/Bits – Port Configuration register Port Configuration field (Port 0, offset 224h[2:0]) LL, HH = x8, x4, x4 LH = x16
STRAP_STN1_PORTCFG[1:0]	STRAP	J35, J33	HL = x8, x8 Strapping Signals to Select Number of Lanes in Port Configuration for Station 1, Ports 8, 9, and 10 (2 Balls) Register/Bits – Port Configuration register Port Configuration field (Port 8, offset 224h[2:0]) LL, HH = x8, x4, x4 LH = x16 HL = x8, x8
STRAP_STN2_PORTCFG[1:0]	STRAP	K35, L34	Strapping Signals to Select Number of Lanes in Port Configuration for Station 2, Ports 12, 13, and 14 (2 Balls) Register/Bits – Port Configuration register Port Configuration field (Port 12, offset 224h[2:0]) LL, HH = x8, x4, x4 LH = x16 HL = x8, x8
STRAP_TESTMODE[3:0]	STRAP	H32, H35, G34, G33	Test Mode Selects (4 Balls) Factory Test Only HHHH = Default (Test modes are disabled)
STRAP_UPSTRM_PORTSEL[3:0]	STRAP	H1, G2, K3, G1	Strapping Signals to Select Upstream Port (4 Balls) Register/Bits – Debug Control register Upstream Port ID field (Port 0, offset 1DCh[11:8]) LLLL = Port 0 LLLH = Port 1 LLHL = Port 2 LLHH to LHHH = Reserved HLLL = Port 8 HLLH = Port 9 HLHL = Port 10 HLHH = Reserved HHLL = Port 12 HHLH = Port 13 HHHL = Port 14 HHHH = Reserved

3.4.5 JTAG Interface Signals

The PEX 8548 includes five signals for performing JTAG boundary scan, defined in Table 3-6. The JTAG interface is described in Chapter 15, "Test and Debug."

Table 3-6. JTAG Interface Signals – 5 Balls

Signal Name	Туре	Location	Description
JTAG_TCK	I PU	Е3	JTAG Test Clock Input JTAG Test Access Port (TAP) Controller clock source. Frequency can be from 0 to 10 MHz.
JTAG_TDI	I PU	F2	JTAG Test Data Input Serial input to the JTAG TAP Controller, for test instructions and data.
JTAG_TDO	О	G4	JTAG Test Data Output Serial output from the JTAG TAP Controller test instructions and data.
JTAG_TMS	I PU	F4	JTAG Test Mode Select When High, JTAG Test mode is enabled. Input decoded by the JTAG TAP Controller, to control test operations.
JTAG_TRST#	I PU	F3	JTAG Test Reset Active-Low input used to reset the Test Access Port. Tie to ground through a 1.5KΩ resistor, to hold the JTAG TAP Controller in the <i>Test-Logic-Reset</i> state, which enables standard logic operation. When JTAG functionality is not used, the JTAG_TRST# input should be pulled or driven Low, to place the JTAG TAP Controller into the <i>Test-Logic-Reset</i> state, which disables the test logic and enables standard logic operation. Alternatively, if JTAG_TRST# input is High, the JTAG TAP Controller can be placed into the <i>Test-Logic-Reset</i> state by initializing the JTAG TAP Controller's Instruction register to contain the <i>IDCODE</i> instruction, or by holding the JTAG_TMS input High for at least five rising edges of the JTAG_TCK input.

3.4.6 Fatal Error Signal

Table 3-7. Fatal Error Signal – 1 Ball

Signal Name	Туре	Location	Description
FATAL_ERR#	O	N32	Fatal Error Asserted Low when a Fatal error is detected in the PEX 8548 and the following conditions exist (all the same conditions that are required to send a Fatal Error message to the Host): • Specific error is defined as Fatal in the Uncorrectable Error Severity register (offset FC0h), and • Corresponding Uncorrectable Error Mask register bit (offset FBCh) is not set, and • Device Control register Fatal Error Reporting Enable bit (offset 70h[2]) –OR–PCI Command register SERR# Enable bit (offset 04h[8]) is set The Device Control register Fatal Error Detected bit is set (offset 70h[18]=1), and the specific error is flagged in the Uncorrectable Error Status register (offset FB8h).

3.4.7 I²C Slave Interface Signals

The I²C Slave interface is described in Chapter 14, "I²C Slave Interface Operation."

Table 3-8. I²C Slave Interface Signals – 5 Balls

Signal Name	Туре	Location	Description
I2C_ADDR[2:0]	I PU	K34, K33, K36	I ² C Slave Address Bits 2 through 0 (3 Balls) Used to set the PEX 8548 Slave address on the I ² C Bus. If I ² C or PEX_INTA# output is used, I2C_ADDR[2:0] should be strapped to a unique address, to avoid address conflict with any other I ² C devices (on the same I ² C Bus segment) that have the upper four bits of their 7-bit I ² C Slave address also set to 1011b. Must be pulled High to VDD33 or Low to VSS (GND) through external resistors.
I2C_SCL	I/O OD	J34	I ² C Serial Clock Line I ² C Clock source. Enabled by I2C_INTA_ENABLE#, which also determines whether the I2C_SCL Open Drain buffer is internally terminated.
I2C_SDA	I/O OD	Н36	I ² C Serial Data Output Transmits and receives I ² C data. Enabled by I2C_INTA_ENABLE#, which also determines whether the I2C_SDA Open Drain buffer is internally terminated.

3.4.8 No Connect Signals

Caution: Do not connect these balls to board electrical paths.

These balls are internally connected to the device.

Table 3-9. No Connect Signals - 5 Balls

Signal Name	Туре	Location	Description
NC_PROCMON	Reserved	P1	No Connect Do not connect this ball to board electrical paths.
NC_SPARE[2, 0]	Reserved	G35, M34	No Connect (2 Balls) Do not connect these balls to board electrical paths.
THERMAL_DIODEn	Reserved	E2	No Connect Factory Test Only Do not connect this ball to board electrical paths.
THERMAL_DIODEp	Reserved	H4	No Connect Factory Test Only Do not connect this ball to board electrical paths.

3.4.9 Power and Ground Signals

Table 3-10. Power and Ground Signals – 463 Balls

Signal Name	Туре	Location	Description
VDD10	CPWR	P13, P14, P15, P16, P17, P18, P19, P20, P21, P22, P23, P24, R13, R24, T13, T24, U13, U24, V13, V24, W13, W24, Y13, Y24, AA13, AA24, AB13, AB24, AC13, AC14, AC15, AC16, AC17, AC18, AC19, AC20, AC21, AC22, AC23, AC24	1.0V Power for Core Logic (40 Balls)
VDD10A	APWR	E8, E16, E24, E32, U5, W32, AA5, AG32, AJ5, AM7, AM15, AM23, AM31	1.0V Power for SerDes Analog Circuits (13 Balls)
VDD10S	SPWR	B2, B3, B4, B6, B8, B10, B12, B14, B16, B18, B20, B22, B24, B26, B28, B30, B32, B34, B36, C3, C4, C8, C12, C16, C20, C24, C28, C32, C36, E12, E20, E28, E34, R34, R35, U2, U3, U35, W2, W34, W35, AA2, AA3, AA35, AC2, AC34, AC35, AE2, AE3, AE5, AE35, AG2, AG34, AG35, AJ2, AJ3, AJ35, AL2, AL32, AL34, AL35, AM11, AM19, AM27, AM33, AP3, AP7, AP11, AP15, AP19, AP23, AP27, AP31, AP35, AR1, AR3, AR5, AR7, AR9, AR11, AR13, AR15, AR17, AR19, AR21, AR23, AR25, AR27, AR29, AR31, AR33, AR35	1.0V Power for SerDes Digital Circuits (92 Balls)
VDD33	I/OPWR	C1, D2, G5, G32, J5, L32, M5, P32	3.3V Power for I/O Logic Functions (8 Balls)
VDD33A	PLLPWR	L4	3.3V Power for PLL Circuits

Table 3-10. Power and Ground Signals – 463 Balls (Cont.)

Signal Name	Туре	Location	Description
VSS	GND	A2, A3, A4, A6, A8, A10, A12, A14, A16, A18, A20, A22, A24, A26, A28, A30, A32, A34, B1, C2, C5, C6, C7, C9, C10, C11, C13, C14, C15, C17, C18, C19, C21, C22, C23, C25, C26, C27, C29, C30, C31, C33, C34, C35, D3, D4, D6, D8, D10, D12, D14, D16, D18, D20, D22, D24, D26, D28, D30, D32, D34, D36, E4, E36, F1, F5, F33, F34, F35, F36, J1, J36, M36, N1, N3, P3, R1, R32, R33, R36, T3, T34, U1, U4, U33, U34, U36, V3, V34, W1, W3, W4, W33, W36, Y3, Y34, AA1, AA4, AA33, AA34, AA36, AB3, AB34, AC1, AC3, AC4, AC33, AC36, AD3, AD34, AE1, AE4, AE33, AE34, AE36, AF3, AF34, AG1, AG3, AG4, AG33, AG36, AH3, AH34, AJ1, AJ4, AJ33, AJ34, AJ36, AK3, AK34, AL1, AL3, AL4, AL33, AL36, AM1, AM3, AM35, AM36, AN1, AN3, AN5, AN7, AN9, AN11, AN13, AN15, AN17, AN19, AN21, AN23, AN25, AN27, AN29, AN31, AN33, AN35, AN36, AP1, AP2, AP4, AP5, AP6, AP8, AP9, AP10, AP12, AP13, AP14, AP16, AP17, AP18, AP20, AP21, AP22, AP24, AP25, AP26, AP28, AP29, AP30, AP32, AP33, AP34, AP36, AR36, AT3, AT5, AT7, AT9, AT11, AT13, AT15, AT17, AT19, AT21, AT23, AT25, AT27, AT29, AT31, AT33, AT35	Ground Connections (204 Balls)

Table 3-10. Power and Ground Signals – 463 Balls (Cont.)

Signal Name	Type	Location	Description
Signal Name VSS_THERMAL	Type Thermal-GND	Location R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, T14, T15, T16, T17, T18, T19, T20, T21, T22, T23, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, V14, V15, V16, V17, V18, V19, V20, V21, V22, V23, W14, W15, W16, W17, W18, W19, W20, W21, W22, W23, Y14, Y15, Y16, Y17, Y18, Y19, Y20, Y21, Y22, Y23, AA14, AA15, AA16, AA17, AA18, AA19,	Thermal-Ball Ground Connections (80 Balls)
Veca Di i	DLL CND	AA20, AA21, AA22, AA23, AB14, AB15, AB16, AB17, AB18, AB19, AB20, AB21, AB22, AB23	PLL Ground Connection
VSSA_PLL	PLL_GND		PLL Ground Connection
VTT_PEX0 VTT_PEX1		W5 AC5	
VTT_PEX2		AG5	SerDes Termination
VTT_PEX3	Supply	AL5	Supply for Station 0 ^a (8 Balls)
VTT_PEX4	FF-J	AM5	Tied to SerDes termination supply voltage
VTT_PEX5		AM9	(typically 1.5V).
VTT_PEX6		AM13	
VTT_PEX7		AM17	
VTT_PEX8		E6	
VTT_PEX9		E10	
VTT_PEX10		E14	SerDes Termination
VTT_PEX11	Supply	E18	Supply for Station 1 ^a (8 Balls)
VTT_PEX12	11 3	E22	Tied to SerDes termination supply voltage
VTT_PEX13		E26	(typically 1.5V).
VTT_PEX14		E30	
VTT_PEX15		F32	
VTT_PEX16		U32	
VTT_PEX17		AA32	
VTT_PEX18		AC32	SerDes Termination
VTT_PEX19	Supply	AE32	Supply for Station 2 ^a (8 Balls)
VTT_PEX20		AJ32	Tied to SerDes termination supply voltage
VTT_PEX21		AM29	(typically 1.5V).
VTT_PEX22		AM25	
VTT_PEX23		AM21	

a. $PEX_PETn/p[x]$ SerDes termination supply voltage controls the transmitter Common mode voltage (V_{TX-CM}) value and output voltage swing $(V_{TX-DIFFp})$, per the following formula:

$$V_{TX-CM} = V_{TT} - V_{TX-DIFFp}$$

3.5 Ball Assignments by Location

Table 3-11. PEX 8548 Ball Assignments by Location

Loc	Signal Name	Туре	Signal Group	Comment
A2	VSS	GND	Ground	
A3	VSS	GND	Ground	
A4	VSS	GND	Ground	
A5	PEX_PETn16	CMLTn	SerDes	
A6	VSS	GND	Ground	
A7	PEX_PETn17	CMLTn	SerDes	
A8	VSS	GND	Ground	
A9	PEX_PETn18	CMLTn	SerDes	
A10	VSS	GND	Ground	
A11	PEX_PETn19	CMLTn	SerDes	
A12	VSS	GND	Ground	
A13	PEX_PETn20	CMLTn	SerDes	
A14	VSS	GND	Ground	
A15	PEX_PETn21	CMLTn	SerDes	
A16	VSS	GND	Ground	
A17	PEX_PETn22	CMLTn	SerDes	
A18	VSS	GND	Ground	
A19	PEX_PETn23	CMLTn	SerDes	
A20	VSS	GND	Ground	
A21	PEX_PETn24	CMLTn	SerDes	
A22	VSS	GND	Ground	
A23	PEX_PETn25	CMLTn	SerDes	
A24	VSS	GND	Ground	
A25	PEX_PETn26	CMLTn	SerDes	
A26	VSS	GND	Ground	
A27	PEX_PETn27	CMLTn	SerDes	
A28	VSS	GND	Ground	
A29	PEX_PETn28	CMLTn	SerDes	
A30	VSS	GND	Ground	
A31	PEX_PETn29	CMLTn	SerDes	
A32	VSS	GND	Ground	
A33	PEX_PETn30	CMLTn	SerDes	
A34	VSS	GND	Ground	
A35	PEX_PETn31	CMLTn	SerDes	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
B1	VSS	GND	Ground	
B2	VDD10S	SPWR	Power	
В3	VDD10S	SPWR	Power	
B4	VDD10S	SPWR	Power	
В5	PEX_PETp16	CMLTp	SerDes	
В6	VDD10S	SPWR	Power	
В7	PEX_PETp17	CMLTp	SerDes	
В8	VDD10S	SPWR	Power	
В9	PEX_PETp18	CMLTp	SerDes	
B10	VDD10S	SPWR	Power	
B11	PEX_PETp19	CMLTp	SerDes	
B12	VDD10S	SPWR	Power	
B13	PEX_PETp20	CMLTp	SerDes	
B14	VDD10S	SPWR	Power	
B15	PEX_PETp21	CMLTp	SerDes	
B16	VDD10S	SPWR	Power	
B17	PEX_PETp22	CMLTp	SerDes	
B18	VDD10S	SPWR	Power	
B19	PEX_PETp23	CMLTp	SerDes	
B20	VDD10S	SPWR	Power	
B21	PEX_PETp24	CMLTp	SerDes	
B22	VDD10S	SPWR	Power	
B23	PEX_PETp25	CMLTp	SerDes	
B24	VDD10S	SPWR	Power	
B25	PEX_PETp26	CMLTp	SerDes	
B26	VDD10S	SPWR	Power	
B27	PEX_PETp27	CMLTp	SerDes	
B28	VDD10S	SPWR	Power	
B29	PEX_PETp28	CMLTp	SerDes	
B30	VDD10S	SPWR	Power	
B31	PEX_PETp29	CMLTp	SerDes	
B32	VDD10S	SPWR	Power	
В33	PEX_PETp30	CMLTp	SerDes	
B34	VDD10S	SPWR	Power	
B35	PEX_PETp31	CMLTp	SerDes	
B36	VDD10S	SPWR	Power	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
C1	VDD33	I/OPWR	Power	
C2	VSS	GND	Ground	
C3	VDD10S	SPWR	Power	
C4	VDD10S	SPWR	Power	
C5	VSS	GND	Ground	
C6	VSS	GND	Ground	
C7	VSS	GND	Ground	
C8	VDD10S	SPWR	Power	
C9	VSS	GND	Ground	
C10	VSS	GND	Ground	
C11	VSS	GND	Ground	
C12	VDD10S	SPWR	Power	
C13	VSS	GND	Ground	
C14	VSS	GND	Ground	
C15	VSS	GND	Ground	
C16	VDD10S	SPWR	Power	
C17	VSS	GND	Ground	
C18	VSS	GND	Ground	
C19	VSS	GND	Ground	
C20	VDD10S	SPWR	Power	
C21	VSS	GND	Ground	
C22	VSS	GND	Ground	
C23	VSS	GND	Ground	
C24	VDD10S	SPWR	Power	
C25	VSS	GND	Ground	
C26	VSS	GND	Ground	
C27	VSS	GND	Ground	
C28	VDD10S	SPWR	Power	
C29	VSS	GND	Ground	
C30	VSS	GND	Ground	
C31	VSS	GND	Ground	
C32	VDD10S	SPWR	Power	
C33	VSS	GND	Ground	
C34	VSS	GND	Ground	
C35	VSS	GND	Ground	
C36	VDD10S	SPWR	Power	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
D1	HP_BUTTON1#	I, PU	Hot Plug	
D2	VDD33	I/OPWR	Power	
D3	VSS	GND	Ground	
D4	VSS	GND	Ground	
D5	PEX_PERp16	CMLRp	SerDes	
D6	VSS	GND	Ground	
D7	PEX_PERp17	CMLRp	SerDes	
D8	VSS	GND	Ground	
D9	PEX_PERp18	CMLRp	SerDes	
D10	VSS	GND	Ground	
D11	PEX_PERp19	CMLRp	SerDes	
D12	VSS	GND	Ground	
D13	PEX_PERp20	CMLRp	SerDes	
D14	VSS	GND	Ground	
D15	PEX_PERp21	CMLRp	SerDes	
D16	VSS	GND	Ground	
D17	PEX_PERp22	CMLRp	SerDes	
D18	VSS	GND	Ground	
D19	PEX_PERp23	CMLRp	SerDes	
D20	VSS	GND	Ground	
D21	PEX_PERp24	CMLRp	SerDes	
D22	VSS	GND	Ground	
D23	PEX_PERp25	CMLRp	SerDes	
D24	VSS	GND	Ground	
D25	PEX_PERp26	CMLRp	SerDes	
D26	VSS	GND	Ground	
D27	PEX_PERp27	CMLRp	SerDes	
D28	VSS	GND	Ground	
D29	PEX_PERp28	CMLRp	SerDes	
D30	VSS	GND	Ground	
D31	PEX_PERp29	CMLRp	SerDes	
D32	VSS	GND	Ground	
D33	PEX_PERp30	CMLRp	SerDes	
D34	VSS	GND	Ground	
D35	PEX_PERp31	CMLRp	SerDes	
D36	VSS	GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
E1	HP_PWRLED8#	О	Hot Plug	
E2	THERMAL_DIODEn	Reserved	No Connect	
E3	JTAG_TCK	I, PU	JTAG	
E4	VSS	GND	Ground	
E5	PEX_PERn16	CMLRn	SerDes	
E6	VTT_PEX8	Supply	Power	
E7	PEX_PERn17	CMLRn	SerDes	
E8	VDD10A	APWR	Power	
E9	PEX_PERn18	CMLRn	SerDes	
E10	VTT_PEX9	Supply	Power	
E11	PEX_PERn19	CMLRn	SerDes	
E12	VDD10S	SPWR	Power	
E13	PEX_PERn20	CMLRn	SerDes	
E14	VTT_PEX10	Supply	Power	
E15	PEX_PERn21	CMLRn	SerDes	
E16	VDD10A	APWR	Power	
E17	PEX_PERn22	CMLRn	SerDes	
E18	VTT_PEX11	Supply	Power	
E19	PEX_PERn23	CMLRn	SerDes	
E20	VDD10S	SPWR	Power	
E21	PEX_PERn24	CMLRn	SerDes	
E22	VTT_PEX12	Supply	Power	
E23	PEX_PERn25	CMLRn	SerDes	
E24	VDD10A	APWR	Power	
E25	PEX_PERn26	CMLRn	SerDes	
E26	VTT_PEX13	Supply	Power	
E27	PEX_PERn27	CMLRn	SerDes	
E28	VDD10S	SPWR	Power	
E29	PEX_PERn28	CMLRn	SerDes	
E30	VTT_PEX14	Supply	Power	
E31	PEX_PERn29	CMLRn	SerDes	
E32	VDD10A	APWR	Power	
E33	PEX_PERn30	CMLRn	SerDes	
E34	VDD10S	SPWR	Power	
E35	PEX_PERn31	CMLRn	SerDes	
E36	VSS	GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
F1	VSS	GND	Ground	
F2	JTAG_TDI	I, PU	JTAG	
F3	JTAG_TRST#	I, PU	JTAG	
F4	JTAG_TMS	I, PU	JTAG	
F5	VSS	GND	Ground	
F32	VTT_PEX15	Supply	Power	
F33	VSS	GND	Ground	
F34	VSS	GND	Ground	
F35	VSS	GND	Ground	
F36	VSS	GND	Ground	
G1	STRAP_UPSTRM_PORTSEL0	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_UPSTRM_PORTSEL[3:0]
G2	STRAP_UPSTRM_PORTSEL2	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_UPSTRM_PORTSEL[3:0]
G3	HP_CLKEN8#	О	Hot Plug	
G4	JTAG_TDO	О	JTAG	
G5	VDD33	I/OPWR	Power	
G32	VDD33	I/OPWR	Power	
G33	STRAP_TESTMODE0	STRAP	Strapping	Strapping Ball – tie H
G34	STRAP_TESTMODE1	STRAP	Strapping	Strapping Ball – tie H
G35	NC_SPARE2	Reserved	No Connect	
G36	I2C_INTA_ENABLE#	PU, STRAP	Strapping	
H1	STRAP_UPSTRM_PORTSEL3	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_UPSTRM_PORTSEL[3:0]
H2	HP_MRL1#	I, PU	Hot Plug	
Н3	HP_ATNLED1#	О	Hot Plug	
H4	THERMAL_DIODEp	Reserved	No Connect	
H5	PEX_PERST#	I	PEX Control	
H32	STRAP_TESTMODE3	STRAP	Strapping	Strapping Ball – tie H
H33	STRAP_PROBE_MODE#	STRAP	Strapping	Strapping Ball – tie H
H34	STRAP_DEBUG_SEL1	STRAP	Strapping	Strapping Ball – tie H
H35	STRAP_TESTMODE2	STRAP	Strapping	Strapping Ball – tie H
H36	I2C_SDA	I/O, OD	I ² C	
J1	VSS	GND	Ground	
J2	HP_PRSNT8#	I, PU	Hot Plug	
J3	HP_PERST8#	О	Hot Plug	
J4	HP_PWRFLT1#	I, PU	Hot Plug	
J5	VDD33	I/OPWR	Power	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
J32	STRAP_DEBUG_SEL0	STRAP	Strapping	Strapping Ball – tie H
J33	STRAP_STN1_PORTCFG0	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_STN1_PORTCFG[1:0]
J34	I2C_SCL	I/O, OD	I ² C	
J35	STRAP_STN1_PORTCFG1	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_STN1_PORTCFG[1:0]
J36	VSS	GND	Ground	
K1	HP_PRSNT1#	I, PU	Hot Plug	
K2	HP_PWREN1#	О	Hot Plug	
К3	STRAP_UPSTRM_PORTSEL1	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_UPSTRM_PORTSEL[3:0]
K4	HP_PWRLED9#	О	Hot Plug	
K5	HP_PERST1#	О	Hot Plug	
K32	PEX_PORT_GOOD9#	О	Port Status	
K33	I2C_ADDR1	I, PU	I ² C	
K34	I2C_ADDR2	I, PU	I ² C	
K35	STRAP_STN2_PORTCFG1	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_STN2_PORTCFG[1:0]
K36	I2C_ADDR0	I, PU	I ² C	
L1	HP_CLKEN9#	О	Hot Plug	
L2	HP_ATNLED8#	О	Hot Plug	
L3	HP_PWRFLT8#	I, PU	Hot Plug	
L4	VDD33A	PLLPWR	Power	
L5	STRAP_PLL_BYPASS#	STRAP	Strapping	Strapping Ball – tie H
L32	VDD33	I/OPWR	Power	
L33	PEX_PORT_GOOD14#	О	Port Status	
L34	STRAP_STN2_PORTCFG0	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_STN2_PORTCFG[1:0]
L35	PEX_PORT_GOOD13#	О	Port Status	
L36	PEX_PORT_GOOD12#	О	Port Status	
M1	HP_PWREN9#	О	Hot Plug	
M2	HP_PRSNT9#	I, PU	Hot Plug	
M3	HP_CLKEN1#	О	Hot Plug	
M4	HP_PWREN8#	О	Hot Plug	
M5	VDD33	I/OPWR	Power	
M32	PEX_PORT_GOOD10#	О	Port Status	
M33	PEX_PORT_GOOD2#	О	Port Status	
M34	NC_SPARE0	Reserved	No Connect	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
M35	PEX_PORT_GOOD1#	О	Port Status	
M36	VSS	GND	Ground	
N1	VSS	GND	Ground	
N2	HP_ATNLED9#	О	Hot Plug	
N3	VSS	GND	Ground	
N4	HP_MRL8#	I, PU	Hot Plug	
N5	PEX_PORT_GOOD0#	О	Port Status	
N32	FATAL_ERR#	O	Fatal Error	
N33	PEX_INTA#	OD or O always Low	PEX Control	OD when I2C_INTA_ENABLE# is strapped Low O always Low when I2C_INTA_ENABLE# is strapped High
N34	STRAP_STN0_PORTCFG0	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_STN0_PORTCFG[1:0]
N35	STRAP_STN0_PORTCFG1	STRAP	Strapping	Strapping Ball – tie H or L, as defined in STRAP_STN0_PORTCFG[1:0]
N36	EE_SK	О	Serial EEPROM	
P1	NC_PROCMON	Reserved	No Connect	
P2	HP_MRL9#	I, PU	Hot Plug	
P3	VSS	GND	Ground	
P4	HP_PWRLED1#	О	Hot Plug	
P5	HP_BUTTON8#	I, PU	Hot Plug	
P13	VDD10	CPWR	Power	
P14	VDD10	CPWR	Power	
P15	VDD10	CPWR	Power	
P16	VDD10	CPWR	Power	
P17	VDD10	CPWR	Power	
P18	VDD10	CPWR	Power	
P19	VDD10	CPWR	Power	
P20	VDD10	CPWR	Power	
P21	VDD10	CPWR	Power	
P22	VDD10	CPWR	Power	
P23	VDD10	CPWR	Power	
P24	VDD10	CPWR	Power	
P32	VDD33	I/OPWR	Power	
P33	EE_DO	I, PU	Serial EEPROM	Connected to data output of serial EEPROM
P34	EE_DI	О	Serial EEPROM	Connected to data input of serial EEPROM
P35	EE_CS#	О	Serial EEPROM	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
P36	STRAP_SERDES_MODE_ENABLE#	STRAP	Strapping	Strapping Ball – tie H
R1	VSS	GND	Ground	
R2	VSSA_PLL	PLL_GND	Ground	
R3	STRAP_FAST_BRINGUP#	STRAP	Strapping	Strapping Ball – tie H
R4	HP_PERST9#	О	Hot Plug	
R5	HP_PWRFLT9#	I, PU	Hot Plug	
R13	VDD10	CPWR	Power	
R14	VSS_THERMAL	Thermal-GND	Ground	
R15	VSS_THERMAL	Thermal-GND	Ground	
R16	VSS_THERMAL	Thermal-GND	Ground	
R17	VSS_THERMAL	Thermal-GND	Ground	
R18	VSS_THERMAL	Thermal-GND	Ground	
R19	VSS_THERMAL	Thermal-GND	Ground	
R20	VSS_THERMAL	Thermal-GND	Ground	
R21	VSS_THERMAL	Thermal-GND	Ground	
R22	VSS_THERMAL	Thermal-GND	Ground	
R23	VSS_THERMAL	Thermal-GND	Ground	
R24	VDD10	CPWR	Power	
R32	VSS	GND	Ground	
R33	VSS	GND	Ground	
R34	VDD10S	SPWR	Power	
R35	VDD10S	SPWR	Power	
R36	VSS	GND	Ground	
T1	PEX_REFCLKn	CMLCLKn	SerDes	
T2	PEX_REFCLKp	CMLCLKp	SerDes	
Т3	VSS	GND	Ground	
T4	HP_BUTTON9#	I, PU	Hot Plug	
T5	PEX_PORT_GOOD8#	О	Port Status	
T13	VDD10	CPWR	Power	
T14	VSS_THERMAL	Thermal-GND	Ground	
T15	VSS_THERMAL	Thermal-GND	Ground	
T16	VSS_THERMAL	Thermal-GND	Ground	
T17	VSS_THERMAL	Thermal-GND	Ground	
T18	VSS_THERMAL	Thermal-GND	Ground	
T19	VSS_THERMAL	Thermal-GND	Ground	
T20	VSS_THERMAL	Thermal-GND	Ground	
T21	VSS_THERMAL	Thermal-GND	Ground	
T22	VSS_THERMAL	Thermal-GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
T23	VSS_THERMAL	Thermal-GND	Ground	
T24	VDD10	CPWR	Power	
T32	PEX_PERn32	CMLRn	SerDes	
T33	PEX_PERp32	CMLRp	SerDes	
T34	VSS	GND	Ground	
T35	PEX_PETp32	CMLTp	SerDes	
T36	PEX_PETn32	CMLTn	SerDes	
U1	VSS	GND	Ground	
U2	VDD10S	SPWR	Power	
U3	VDD10S	SPWR	Power	
U4	VSS	GND	Ground	
U5	VDD10A	APWR	Power	
U13	VDD10	CPWR	Power	
U14	VSS_THERMAL	Thermal-GND	Ground	
U15	VSS_THERMAL	Thermal-GND	Ground	
U16	VSS_THERMAL	Thermal-GND	Ground	
U17	VSS_THERMAL	Thermal-GND	Ground	
U18	VSS_THERMAL	Thermal-GND	Ground	
U19	VSS_THERMAL	Thermal-GND	Ground	
U20	VSS_THERMAL	Thermal-GND	Ground	
U21	VSS_THERMAL	Thermal-GND	Ground	
U22	VSS_THERMAL	Thermal-GND	Ground	
U23	VSS_THERMAL	Thermal-GND	Ground	
U24	VDD10	CPWR	Power	
U32	VTT_PEX16	Supply	Power	
U33	VSS	GND	Ground	
U34	VSS	GND	Ground	
U35	VDD10S	SPWR	Power	
U36	VSS	GND	Ground	
V1	PEX_PETn0	CMLTn	SerDes	
V2	PEX_PETp0	CMLTp	SerDes	
V3	VSS	GND	Ground	
V4	PEX_PERp0	CMLRp	SerDes	
V5	PEX_PERn0	CMLRn	SerDes	
V13	VDD10	CPWR	Power	
V14	VSS_THERMAL	Thermal-GND	Ground	
V15	VSS_THERMAL	Thermal-GND	Ground	
V16	VSS_THERMAL	Thermal-GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
V17	VSS_THERMAL	Thermal-GND	Ground	
V18	VSS_THERMAL	Thermal-GND	Ground	
V19	VSS_THERMAL	Thermal-GND	Ground	
V20	VSS_THERMAL	Thermal-GND	Ground	
V21	VSS_THERMAL	Thermal-GND	Ground	
V22	VSS_THERMAL	Thermal-GND	Ground	
V23	VSS_THERMAL	Thermal-GND	Ground	
V24	VDD10	CPWR	Power	
V32	PEX_PERn33	CMLRn	SerDes	
V33	PEX_PERp33	CMLRp	SerDes	
V34	VSS	GND	Ground	
V35	PEX_PETp33	CMLTp	SerDes	
V36	PEX_PETn33	CMLTn	SerDes	
W1	VSS	GND	Ground	
W2	VDD10S	SPWR	Power	
W3	VSS	GND	Ground	
W4	VSS	GND	Ground	
W5	VTT_PEX0	Supply	Power	
W13	VDD10	CPWR	Power	
W14	VSS_THERMAL	Thermal-GND	Ground	
W15	VSS_THERMAL	Thermal-GND	Ground	
W16	VSS_THERMAL	Thermal-GND	Ground	
W17	VSS_THERMAL	Thermal-GND	Ground	
W18	VSS_THERMAL	Thermal-GND	Ground	
W19	VSS_THERMAL	Thermal-GND	Ground	
W20	VSS_THERMAL	Thermal-GND	Ground	
W21	VSS_THERMAL	Thermal-GND	Ground	
W22	VSS_THERMAL	Thermal-GND	Ground	
W23	VSS_THERMAL	Thermal-GND	Ground	
W24	VDD10	CPWR	Power	
W32	VDD10A	APWR	Power	
W33	VSS	GND	Ground	
W34	VDD10S	SPWR	Power	
W35	VDD10S	SPWR	Power	
W36	VSS	GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
Y1	PEX_PETn1	CMLTn	SerDes	
Y2	PEX_PETp1	CMLTp	SerDes	
Y3	VSS	GND	Ground	
Y4	PEX_PERp1	CMLRp	SerDes	
Y5	PEX_PERn1	CMLRn	SerDes	
Y13	VDD10	CPWR	Power	
Y14	VSS_THERMAL	Thermal-GND	Ground	
Y15	VSS_THERMAL	Thermal-GND	Ground	
Y16	VSS_THERMAL	Thermal-GND	Ground	
Y17	VSS_THERMAL	Thermal-GND	Ground	
Y18	VSS_THERMAL	Thermal-GND	Ground	
Y19	VSS_THERMAL	Thermal-GND	Ground	
Y20	VSS_THERMAL	Thermal-GND	Ground	
Y21	VSS_THERMAL	Thermal-GND	Ground	
Y22	VSS_THERMAL	Thermal-GND	Ground	
Y23	VSS_THERMAL	Thermal-GND	Ground	
Y24	VDD10	CPWR	Power	
Y32	PEX_PERn34	CMLRn	SerDes	
Y33	PEX_PERp34	CMLTp	SerDes	
Y34	VSS	GND	Ground	
Y35	PEX_PETp34	CMLTp	SerDes	
Y36	PEX_PETn34	CMLTn	SerDes	
AA1	VSS	GND	Ground	
AA2	VDD10S	SPWR	Power	
AA3	VDD10S	SPWR	Power	
AA4	VSS	GND	Ground	
AA5	VDD10A	APWR	Power	
AA13	VDD10	CPWR	Power	
AA14	VSS_THERMAL	Thermal-GND	Ground	
AA15	VSS_THERMAL	Thermal-GND	Ground	
AA16	VSS_THERMAL	Thermal-GND	Ground	
AA17	VSS_THERMAL	Thermal-GND	Ground	
AA18	VSS_THERMAL	Thermal-GND	Ground	
AA19	VSS_THERMAL	Thermal-GND	Ground	
AA20	VSS_THERMAL	Thermal-GND	Ground	
AA21	VSS_THERMAL	Thermal-GND	Ground	
AA22	VSS_THERMAL	Thermal-GND	Ground	
AA23	VSS_THERMAL	Thermal-GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AA24	VDD10	CPWR	Power	
AA32	VTT_PEX17	Supply	Power	
AA33	VSS	GND	Ground	
AA34	VSS	GND	Ground	
AA35	VDD10S	SPWR	Power	
AA36	VSS	GND	Ground	
AB1	PEX_PETn2	CMLTn	SerDes	
AB2	PEX_PETp2	CMLTp	SerDes	
AB3	VSS	GND	Ground	
AB4	PEX_PERp2	CMLRp	SerDes	
AB5	PEX_PERn2	CMLRn	SerDes	
AB13	VDD10	CPWR	Power	
AB14	VSS_THERMAL	Thermal-GND	Ground	
AB15	VSS_THERMAL	Thermal-GND	Ground	
AB16	VSS_THERMAL	Thermal-GND	Ground	
AB17	VSS_THERMAL	Thermal-GND	Ground	
AB18	VSS_THERMAL	Thermal-GND	Ground	
AB19	VSS_THERMAL	Thermal-GND	Ground	
AB20	VSS_THERMAL	Thermal-GND	Ground	
AB21	VSS_THERMAL	Thermal-GND	Ground	
AB22	VSS_THERMAL	Thermal-GND	Ground	
AB23	VSS_THERMAL	Thermal-GND	Ground	
AB24	VDD10	CPWR	Power	
AB32	PEX_PERn35	CMLRn	SerDes	
AB33	PEX_PERp35	CMLRp	SerDes	
AB34	VSS	GND	Ground	
AB35	PEX_PETp35	CMLTp	SerDes	
AB36	PEX_PETn35	CMLTn	SerDes	
AC1	VSS	GND	Ground	
AC2	VDD10S	SPWR	Power	
AC3	VSS	GND	Ground	
AC4	VSS	GND	Ground	
AC5	VTT_PEX1	Supply	Power	
AC13	VDD10	CPWR	Power	
AC14	VDD10	CPWR	Power	
AC15	VDD10	CPWR	Power	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AC16	VDD10	CPWR	Power	
AC17	VDD10	CPWR	Power	
AC18	VDD10	CPWR	Power	
AC19	VDD10	CPWR	Power	
AC20	VDD10	CPWR	Power	
AC21	VDD10	CPWR	Power	
AC22	VDD10	CPWR	Power	
AC23	VDD10	CPWR	Power	
AC24	VDD10	CPWR	Power	
AC32	VTT_PEX18	Supply	Power	
AC33	VSS	GND	Ground	
AC34	VDD10S	SPWR	Power	
AC35	VDD10S	SPWR	Power	
AC36	VSS	GND	Ground	
AD1	PEX_PETn3	CMLTn	SerDes	
AD2	PEX_PETp3	CMLTp	SerDes	
AD3	VSS	GND	Ground	
AD4	PEX_PERp3	CMLRp	SerDes	
AD5	PEX_PERn3	CMLRn	SerDes	
AD32	PEX_PERn36	CMLRn	SerDes	
AD33	PEX_PERp36	CMLRp	SerDes	
AD34	VSS	GND	Ground	
AD35	PEX_PETp36	CMLTp	SerDes	
AD36	PEX_PETn36	CMLTn	SerDes	
AE1	VSS	GND	Ground	
AE2	VDD10S	SPWR	Power	
AE3	VDD10S	SPWR	Power	
AE4	VSS	GND	Ground	
AE5	VDD10S	SPWR	Power	
AE32	VTT_PEX19	Supply	Power	
AE33	VSS	GND	Ground	
AE34	VSS	GND	Ground	
AE35	VDD10S	SPWR	Power	
AE36	VSS	GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AF1	PEX_PETn4	CMLTn	SerDes	
AF2	PEX_PETp4	CMLTp	SerDes	
AF3	VSS	GND	Ground	
AF4	PEX_PERp4	CMLRp	SerDes	
AF5	PEX_PERn4	CMLRn	SerDes	
AF32	PEX_PERn37	CMLRn	SerDes	
AF33	PEX_PERp37	CMLRp	SerDes	
AF34	VSS	GND	Ground	
AF35	PEX_PETp37	CMLTp	SerDes	
AF36	PEX_PETn37	CMLTn	SerDes	
AG1	VSS	GND	Ground	
AG2	VDD10S	SPWR	Power	
AG3	VSS	GND	Ground	
AG4	VSS	GND	Ground	
AG5	VTT_PEX2	Supply	Power	
AG32	VDD10A	APWR	Power	
AG33	VSS	GND	Ground	
AG34	VDD10S	SPWR	Power	
AG35	VDD10S	SPWR	Power	
AG36	VSS	GND	Ground	
AH1	PEX_PETn5	CMLTn	SerDes	
AH2	PEX_PETp5	CMLTp	SerDes	
AH3	VSS	GND	Ground	
AH4	PEX_PERp5	CMLRp	SerDes	
AH5	PEX_PERn5	CMLRn	SerDes	
AH32	PEX_PERn38	CMLRn	SerDes	
AH33	PEX_PERp38	CMLRp	SerDes	
AH34	VSS	GND	Ground	
AH35	PEX_PETp38	CMLTp	SerDes	
AH36	PEX_PETn38	CMLTn	SerDes	
AJ1	VSS	GND	Ground	
AJ2	VDD10S	SPWR	Power	
AJ3	VDD10S	SPWR	Power	
AJ4	VSS	GND	Ground	
AJ5	VDD10A	APWR	Power	
AJ32	VTT_PEX20	Supply	Power	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AJ33	vss	GND	Ground	
AJ34	VSS	GND	Ground	
AJ35	VDD10S	SPWR	Power	
AJ36	VSS	GND	Ground	
AK1	PEX_PETn6	CMLTn	SerDes	
AK2	PEX_PETp6	CMLTp	SerDes	
AK3	VSS	GND	Ground	
AK4	PEX_PERp6	CMLRp	SerDes	
AK5	PEX_PERn6	CMLRn	SerDes	
AK32	PEX_PERn39	CMLRn	SerDes	
AK33	PEX_PERp39	CMLRp	SerDes	
AK34	VSS	GND	Ground	
AK35	PEX_PETp39	CMLTp	SerDes	
AK36	PEX_PETn39	CMLTn	SerDes	
AL1	VSS	GND	Ground	
AL2	VDD10S	SPWR	Power	
AL3	VSS	GND	Ground	
AL4	VSS	GND	Ground	
AL5	VTT_PEX3	Supply	Power	
AL32	VDD10S	SPWR	Power	
AL33	VSS	GND	Ground	
AL34	VDD10S	SPWR	Power	
AL35	VDD10S	SPWR	Power	
AL36	VSS	GND	Ground	
AM1	VSS	GND	Ground	
AM2	PEX_PERn7	CMLRn	SerDes	
AM3	VSS	GND	Ground	
AM4	PEX_PERn8	CMLRn	SerDes	
AM5	VTT_PEX4	Supply	Power	
AM6	PEX_PERn9	CMLRn	SerDes	
AM7	VDD10A	APWR	Power	
AM8	PEX_PERn10	CMLRn	SerDes	
AM9	VTT_PEX5	Supply	Power	
AM10	PEX_PERn11	CMLRn	SerDes	
AM11	VDD10S	SPWR	Power	
AM12	PEX_PERn12	CMLRn	SerDes	
AM13	VTT_PEX6	Supply	Power	
AM14	PEX_PERn13	CMLRn	SerDes	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AM15	VDD10A	APWR	Power	
AM16	PEX_PERn14	CMLRn	SerDes	
AM17	VTT_PEX7	Supply	Power	
AM18	PEX_PERn15	CMLRn	SerDes	
AM19	VDD10S	SPWR	Power	
AM20	PEX_PERn47	CMLRn	SerDes	
AM21	VTT_PEX23	Supply	Power	
AM22	PEX_PERn46	CMLRn	SerDes	
AM23	VDD10A	APWR	Power	
AM24	PEX_PERn45	CMLRn	SerDes	
AM25	VTT_PEX22	Supply	Power	
AM26	PEX_PERn44	CMLRn	SerDes	
AM27	VDD10S	SPWR	Power	
AM28	PEX_PERn43	CMLRn	SerDes	
AM29	VTT_PEX21	Supply	Power	
AM30	PEX_PERn42	CMLRn	SerDes	
AM31	VDD10A	APWR	Power	
AM32	PEX_PERn41	CMLRn	SerDes	
AM33	VDD10S	SPWR	Power	
AM34	PEX_PERn40	CMLRn	SerDes	
AM35	VSS	GND	Ground	
AM36	VSS	GND	Ground	
AN1	VSS	GND	Ground	
AN2	PEX_PERp7	CMLRp	SerDes	
AN3	VSS	GND	Ground	
AN4	PEX_PERp8	CMLRp	SerDes	
AN5	VSS	GND	Ground	
AN6	PEX_PERp9	CMLRp	SerDes	
AN7	VSS	GND	Ground	
AN8	PEX_PERp10	CMLRp	SerDes	
AN9	VSS	GND	Ground	
AN10	PEX_PERp11	CMLRp	SerDes	
AN11	VSS	GND	Ground	
AN12	PEX_PERp12	CMLRp	SerDes	
AN13	VSS	GND	Ground	
AN14	PEX_PERp13	CMLRp	SerDes	
AN15	VSS	GND	Ground	
AN16	PEX_PERp14	CMLRp	SerDes	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AN17	VSS	GND	Ground	
AN18	PEX_PERp15	CMLRp	SerDes	
AN19	VSS	GND	Ground	
AN20	PEX_PERp47	CMLRp	SerDes	
AN21	VSS	GND	Ground	
AN22	PEX_PERp46	CMLRp	SerDes	
AN23	VSS	GND	Ground	
AN24	PEX_PERp45	CMLRp	SerDes	
AN25	VSS	GND	Ground	
AN26	PEX_PERp44	CMLRp	SerDes	
AN27	VSS	GND	Ground	
AN28	PEX_PERp43	CMLRp	SerDes	
AN29	VSS	GND	Ground	
AN30	PEX_PERp42	CMLRp	SerDes	
AN31	VSS	GND	Ground	
AN32	PEX_PERp41	CMLRp	SerDes	
AN33	VSS	GND	Ground	
AN34	PEX_PERp40	CMLRp	SerDes	
AN35	VSS	GND	Ground	
AN36	VSS	GND	Ground	
AP1	VSS	GND	Ground	
AP2	VSS	GND	Ground	
AP3	VDD10S	SPWR	Power	
AP4	VSS	GND	Ground	
AP5	VSS	GND	Ground	
AP6	VSS	GND	Ground	
AP7	VDD10S	SPWR	Power	
AP8	VSS	GND	Ground	
AP9	VSS	GND	Ground	
AP10	VSS	GND	Ground	
AP11	VDD10S	SPWR	Power	
AP12	VSS	GND	Ground	
AP13	VSS	GND	Ground	
AP14	VSS	GND	Ground	
AP15	VDD10S	SPWR	Power	
AP16	VSS	GND	Ground	
AP17	VSS	GND	Ground	
AP18	VSS	GND	Ground	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AP19	VDD10S	SPWR	Power	
AP20	VSS	GND	Ground	
AP21	VSS	GND	Ground	
AP22	VSS	GND	Ground	
AP23	VDD10S	SPWR	Power	
AP24	VSS	GND	Ground	
AP25	VSS	GND	Ground	
AP26	VSS	GND	Ground	
AP27	VDD10S	SPWR	Power	
AP28	VSS	GND	Ground	
AP29	VSS	GND	Ground	
AP30	VSS	GND	Ground	
AP31	VDD10S	SPWR	Power	
AP32	VSS	GND	Ground	
AP33	VSS	GND	Ground	
AP34	VSS	GND	Ground	
AP35	VDD10S	SPWR	Power	
AP36	VSS	GND	Ground	
AR1	VDD10S	SPWR	Power	
AR2	PEX_PETp7	CMLTp	SerDes	
AR3	VDD10S	SPWR	Power	
AR4	PEX_PETp8	CMLTp	SerDes	
AR5	VDD10S	SPWR	Power	
AR6	PEX_PETp9	CMLTp	SerDes	
AR7	VDD10S	SPWR	Power	
AR8	PEX_PETp10	CMLTp	SerDes	
AR9	VDD10S	SPWR	Power	
AR10	PEX_PETp11	CMLTp	SerDes	
AR11	VDD10S	SPWR	Power	
AR12	PEX_PETp12	CMLTp	SerDes	
AR13	VDD10S	SPWR	Power	
AR14	PEX_PETp13	CMLTp	SerDes	
AR15	VDD10S	SPWR	Power	
AR16	PEX_PETp14	CMLTp	SerDes	
AR17	VDD10S	SPWR	Power	
AR18	PEX_PETp15	CMLTp	SerDes	
AR19	VDD10S	SPWR	Power	
AR20	PEX_PETp47	CMLTp	SerDes	

Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AR21	VDD10S	SPWR	Power	
AR22	PEX_PETp46	CMLTp	SerDes	
AR23	VDD10S	SPWR	Power	
AR24	PEX_PETp45	CMLTp	SerDes	
AR25	VDD10S	SPWR	Power	
AR26	PEX_PETp44	CMLTp	SerDes	
AR27	VDD10S	SPWR	Power	
AR28	PEX_PETp43	CMLTp	SerDes	
AR29	VDD10S	SPWR	Power	
AR30	PEX_PETp42	CMLTp	SerDes	
AR31	VDD10S	SPWR	Power	
AR32	PEX_PETp41	CMLTp	SerDes	
AR33	VDD10S	SPWR	Power	
AR34	PEX_PETp40	CMLTp	SerDes	
AR35	VDD10S	SPWR	Power	
AR36	VSS	GND	Ground	
AT2	PEX_PETn7	CMLTn	SerDes	
AT3	VSS	GND	Ground	
AT4	PEX_PETn8	CMLTn	SerDes	
AT5	VSS	GND	Ground	
AT6	PEX_PETn9	CMLTn	SerDes	
AT7	VSS	GND	Ground	
AT8	PEX_PETn10	CMLTn	SerDes	
AT9	VSS	GND	Ground	
AT10	PEX_PETn11	CMLTn	SerDes	
AT11	VSS	GND	Ground	
AT12	PEX_PETn12	CMLTn	SerDes	
AT13	VSS	GND	Ground	
AT14	PEX_PETn13	CMLTn	SerDes	
AT15	VSS	GND	Ground	
AT16	PEX_PETn14	CMLTn	SerDes	
AT17	VSS	GND	Ground	
AT18	PEX_PETn15	CMLTn	SerDes	
AT19	VSS	GND	Ground	
AT20	PEX_PETn47	CMLTn	SerDes	
AT21	VSS	GND	Ground	
AT22	PEX_PETn46	CMLTn	SerDes	
AT23	VSS	GND	Ground	


Table 3-11. PEX 8548 Ball Assignments by Location (Cont.)

Loc	Signal Name	Туре	Signal Group	Comment
AT24	PEX_PETn45	CMLTn	SerDes	
AT25	VSS	GND	Ground	
AT26	PEX_PETn44	CMLTn	SerDes	
AT27	VSS	GND	Ground	
AT28	PEX_PETn43	CMLTn	SerDes	
AT29	VSS	GND	Ground	
AT30	PEX_PETn42	CMLTn	SerDes	
AT31	VSS	GND	Ground	
AT32	PEX_PETn41	CMLTn	SerDes	
AT33	VSS	GND	Ground	
AT34	PEX_PETn40	CMLTn	SerDes	
AT35	VSS	GND	Ground	

January, 2008 Physical Layout

3.6 Physical Layout

Figure 3-1. PEX 8548 736-Ball Physical Ball Assignment (See-Through Top View)



THIS PAGE INTENTIONALLY LEFT BLANK.



Chapter 4 Functional Overview

4.1 Architecture

The PEX 8548 switch is designed with a flexible, modular architecture. The 48 PCI Express lanes are implemented equally across three stations (16 per station), which are connected by the internal fabric to the central RAM. Figure 4-1 illustrates a block diagram of the PEX 8548.




Figure 4-1. PEX 8548 Block Diagram

4.1.1 Ingress and Egress Functions

The Switch Ingress ports interface to the Crossbar Switch fabric (internal fabric), through the PCI Express stations. The PEX 8548 has a centralized packet RAM, which it uses to store all ingress traffic. Ingress traffic flows from the PCI Express station through the internal fabric, to the RAM. From the RAM, the traffic flows across the internal fabric to the Egress station, where it eventually egresses out the correct port in the station. The PEX 8548 ports support a Weighted Round-Robin-based Port Arbitration scheme, to support Quality of Service (QoS).

4.1.2 Station and Port Functions

Each port implements the *PCI Express Base r1.1* Physical, Data Link, and Transaction layers. Each PCI Express station supports up to 16 integrated Serializer and De-serializer (SerDes) modules, which provide the 48 PCI Express hardware interface lanes.

The lanes within can be combined, for a total of one to three PCI Express ports per station. If the upstream port is in another station, all enabled ports in the current station are downstream ports. Lanes from different stations cannot be combined to form ports.

From the system model viewpoint, each PCI Express port is a virtual PCI-to-PCI bridge device with its own set of PCI Express Configuration registers. The BIOS enumerates the PEX 8548 ports, using either Conventional PCI Configuration access or PCI Express Enhanced access.

The PEX 8548 port width is configurable, by way of Strapped signal balls, serial EEPROM, or I²C download after reset. The final port width can be made narrower by auto-lane width negotiation, as described in the *PCI Express Base r1.1*.

4.1.2.1 Port Combinations

Table 4-1 defines the PEX 8548 port, station, and lane configuration. Configure the Ports for one station independent of the other stations' Port configurations. Ports that are not configured nor enabled are invisible to software.

The upstream port and downstream ports' lane widths are initially set by the Strapping balls, which are tied High to VDD33 or Low to VSS (GND). The serial EEPROM option can be used to re-configure the ports, with the options defined in Table 4-1. Serial EEPROM configuration occurs following a Fundamental Reset, and overrides the configuration set by the Strapping balls at that time. This can also be changed through the I^2C interface. The final port width can be automatically negotiated down from the programmed port width, to x8, x4, x2, or x1, through link-width negotiation for linkup to a device with fewer lanes. The narrowest port on one end of the link determines the maximum link width. Additionally, if a connection is broken on one of the lanes, the training sequence removes the broken lane and negotiates to a narrower width. A x16 port can negotiate down to x8, x4, x2, or x1.

If the port cannot train to x1 (Lane 0 is broken), the port reverses its lanes and attempts to train again. For example, a x16 port that cannot train to x16 attempts to negotiate down to x8, x4, x2, or x1; if x1 linkup fails, the port reverses its lanes and attempts again to negotiate linkup. Either the lowest lane (Lane 0) or highest lane (if lanes are reversed) of the programmed link width must connect to the other device's Lane 0.

Table 4-1. PEX 8548 Port Configurations

Port Configura tionRegister	Station 0 [Lanes/SerDes]/Port ^{a, c}			Station 1 [Lanes/SerDes]/Port ^{a, c}			Station 2 [Lanes/SerDes]/Port ^{a, c}		
Value (Port 0, 8, or 12, Offset 224h[2:0])	Port 0	Port 1	Port 2	Port 8	Port 9	Port 10	Port 12	Port 13	Port 14
0h, 3h, 4h, 5h, 6h, 7h	x8 [0-7]	x4 [8-11]	x4 [12-15]	x8 [16-23]	x4 [24-27]	x4 [28-31]	x8 [32-39]	x4 [40-43]	x4 [44-47]
1h	x16 [0-15]	_b	-	x16 [16-31]	_	_	x16 [32-47]	_	_
2h	x8 [0-7]	x8 [8-15]	-	x8 [16-23]	x8 [24-31]	_	x8 [32-39]	x8 [40-47]	_

- a. The lanes are assigned to each enabled port in sequence, as indicated in [brackets].
- b. Configuration value and port combinations with "-" (no data) are **reserved**.
- c. Refer to Table 4-2 for an explanation of the default Port/Physical Lane/SerDes Module/Station to SerDes Quad relationship.

Table 4-2. Port/Physical Lane/SerDes Module/Station to SerDes Quad Relationship (Port 0, 8, or 12, Offset 224h[2:0]=0h)

Physical Lanes and SerDes Modules, by Port							
Station 0, Port 0		Station 1, Port 8		Station 2, Port 12			
Port	Physical Lanes and SerDes Modules	Port	Physical Lanes and SerDes Modules	Port	Physical Lanes and SerDes Modules	SerDes Quad	
0	0-3	8	16-19	12	32-35	0	
U	4-7	0	20-23		36-39	1	
1	8-11	9	24-27	13	40-43	2	
2	12-15	10	28-31	14	44-47	3	

4.1.2.2 Port Numbering

The PEX 8548 Port Numbers are 0, 1, and 2 (Station 0), 8, 9, and 10 (Station 1), and 12, 13, and 14 (Station 2). Because the Station 0 architecture can support up to eight ports (some or all of which can be used in other switch products), Station 1 ports are numbered beginning with 8, to allow software compatibility among the various devices. (Refer to Table 4-1 and Figure 4-2.)

The Port Numbers have a direct relationship to the downstream ports for the PCI Device Number assigned to the internal PCI-to-PCI bridges on the internal virtual PCI Bus. *For example*, if Port 8 is a downstream port, the PCI-to-PCI bridge associated with that port is also Device Number 8. All downstream Device Numbers match their corresponding Port Number. *For example*, if Port 0 is the upstream port, Ports 1, 2, 8, 9, 10, 12, 13, and 14 are the downstream ports. The Device Numbers for the PCI-to-PCI bridges implemented on the downstream ports are 1, 2, 8, 9, 10, 12, 13, and 14, respectively. (Refer to Figure 4-2.)

Any PEX 8548 port can be configured as the upstream port. The PCI-to-PCI bridge implemented on the upstream port does not assume a Device Number – it accepts the Device Number assigned by the upstream device. Generally, the upstream device assigns Device Number 0, according to the PCI Express Base r1.1.




Figure 4-2. PLX Port Numbering Convention Example (When Port 0 Is Upstream Port)

4.2 PCI-Compatible Software Model

The PEX 8548 can be thought of as a hierarchy of PCI-to-PCI bridges, with one upstream PCI-to-PCI bridge and one or more downstream PCI-to-PCI bridges connected by an internal virtual bus. (Refer to Figure 4-3.) PCI-to-PCI bridges are compliant with the PCI and PCI Express system models. Figure 4-3 illustrates the concept of hierarchical PCI-to-PCI bridges, with the bus in the middle being the internal virtual PCI Bus. The Configuration Space registers (CSRs) in the upstream PCI-to-PCI bridge are accessible by Type 0 Configuration requests targeting the upstream bus interface. The upstream port captures the Type 0 Configuration Write Target Bus Number and Device Number. The upstream port uses this Captured Bus Number and Captured Device Number as part of the Requester ID and Completer ID for the requests and completions generated by the upstream port.

The CSRs in the downstream port PCI-to-PCI bridges are accessible by Type 1 Configuration requests received at the upstream port that target the internal virtual PCI Bus, by having a Bus Number value that matches the upstream bridge's Secondary Bus Number value. Each downstream bridge is associated with a unique Device Number, as explained in Section 4.1.2.

The CSRs of downstream devices are hit in two ways. If the Configuration Request matches the PEX 8548 downstream port Secondary Bus Number, the PEX 8548 converts the Type 1 Configuration Request into a Type 0 Configuration Request. However, if the Bus Number does *not* match the Secondary Bus Number, but falls within the Subordinate Bus Number range, the Type 1 Configuration Request is forwarded out of the PEX 8548, unchanged. A Type 1 Configuration Request that targets a Bus Number that is not within range is invalid, and is terminated by the PEX 8548 upstream port as an Unsupported Request (UR).

After all PCI devices have been located and assigned Bus and Device Numbers, software can assign a Memory map and I/O map. Requests (Memory or I/O) go downstream if they fall within a bridge's Base and Limit range. In the PEX 8548, each downstream bridge has its own Base and Limit. The Request (Memory or I/O) goes upstream if it does not target anything within the upstream bridge's Base and Limit range.

Completions route by the Bus Number established in the Configuration registers. If the Bus Number is in the Secondary or Subordinate range, the packet goes downstream; otherwise, the packet goes upstream.




Figure 4-3. PEX 8548 System Configuration Propagation

4.2.1 System Reset

The PEX 8548 can be reset by four different mechanisms:

- Fundamental Reset input, through the PEX_PERST# signal
- In-band Reset propagates from upstream, through the Physical Layer mechanism, which communicates a reset through a training sequence (TS1/TS2 Ordered-Set *Hot Reset* or *Disable Link* bit is set)
- PCI Express link enters the DL_Down state on the upstream port
- Upstream port **Bridge Control** register *Secondary Bus Reset* bit is set (offset 3Ch[22]=1)

Reset is propagated from upstream to downstream. Reset is propagated to the downstream PCI Express device, through the PCI Express link by the Physical Layer mechanism (the TS1/TS2 Ordered-Set *Hot Reset* bit is set), or when the upstream port link enters the *DL_Down* state. (Refer to Section 5.1, "Reset Overview," for further details.)

4.2.2 Interrupts

Generated interrupts are INTx Interrupt message-type (compatible with the *PCI r3.0*-defined Interrupt signals) or Message Signaled Interrupts (MSI), when enabled. MSI and INTx are mutually exclusive; either can be enabled in a system (depending upon which interrupt type the system software supports), but never both. [Refer to the **MSI Control and Capability Header** register (offset 48h) and **PCI Command** register *Interrupt Disable* bit (offset 04h[10]).] The PEX 8548 does not convert received INTx messages to MSI messages. (Refer to Chapter 6, "Interrupts," for details.)

4.2.2.1 Interrupt Sources or Events

The PEX 8548-generated interrupt/message sources include:

- Hot Plug or Link Status events
- PCI Express Hot Plug events
- Device-Specific errors
- INTx messages from downstream devices

4.2.2.2 INTx Switch Mapping

The PEX 8548 remaps and collapses the INTx virtual wires, based upon the downstream port Device Number and received INTx message Requester ID Device Number. Each virtual PCI-to-PCI bridge of a downstream port specifies the Port Number associated with the INTx (Interrupt) messages received or generated, and forwards the Interrupt messages in the upstream direction. (Refer to Section 6.2.1, "INTx-Type Interrupt Message Remapping and Collapsing," for interrupt routing information.)

4.3 PCI Express Station Functional Description

The PEX 8548 groups 16 SerDes together into a station, which can be comprised of one to three ports. (Refer to Table 4-1.) The station forwards ingress packets to the internal fabric and central RAM, and the station pulls egress packets from the central RAM to send out of the PEX 8548.

Each station implements the PCI Express PHY Layer and Data Link Layer (DLL) functions for each of its ports, and aggregates traffic from these ports onto a transaction-based, non-blocking internal fabric. The PCI Express station also performs many Transaction Layer functions, while the packet queuing and ordering aspects of this layer are handled by the Crossbar Switch Control blocks.

During system initialization, software initiates Configuration requests that set up the PCI Express interfaces, Device Numbers, and Address maps across the various ports. These maps are used to direct traffic between ports during standard system operation. Traffic flow between different ports of the same station, or ports on different stations, is supported through the central internal fabric.

4.3.1 Functional Blocks

At the top level, each station has a layered organization consisting of the Physical (PHY), Data Link Layer (DLL), and Transaction Layer Control (TLC) blocks, as illustrated in Figure 4-4. The PHY and DLL blocks have port-specific data paths (one per PCI Express port) that operate independently of one another. The TLC ingress aggregates traffic for all ingress ports in the station, then sends the traffic to the internal fabric. The TLC egress accepts packets, by way of the internal fabric, from all ingress ports, and schedules them to be sent out the appropriate egress port.




Figure 4-4. PCI Express Station Block Diagram

4.3.1.1 Physical Layer

For details, refer to Section 9.2, "Physical Layer."

4.3.1.2 Data Link Layer

The Data Link Layer (DLL) serves as an intermediate stage between the Transaction Layer and the Physical Layer. The primary responsibility of the Data Link Layer includes link management and data integrity, including error detection and correction.

The transmission side of the Data Link Layer accepts Transaction Layer Packets (TLPs) assembled by the Transaction Layer, calculates and applies data protection code and TLP Sequence Number, and submits them to the Physical Layer for transmission across the link.

The receiving Data Link Layer is responsible for checking the integrity of received TLPs and submitting them to the Transaction Layer for further processing. On detection of TLP error(s), this Layer is responsible for requesting re-transmission of TLPs until the information is correctly received, or the link is determined to have failed.

For further details, refer to Section 9.3, "Data Link Layer."

4.3.1.3 Transaction Layer Control

The upper layer of the architecture is the Transaction Layer (TL). The TL's primary responsibility is the assembly and disassembly of TLPs. TLPs are used to communicate transactions, *such as* Read and Write, as well as certain types of events. The Transaction Layer is also responsible for managing credit-based flow control for TLPs.

Every Request packet requiring a Response packet is implemented as a Split Transaction. Each packet has a unique identifier that enables Response packets to be directed to the correct originator. The packet format supports different forms of addressing, depending upon the transaction type – *Memory, I/O, Configuration*, and *Message*. The packets can also have attributes, *such as No Snoop* and *Relaxed Ordering*.

The TL supports four Address spaces – it includes the three PCI Address spaces (Memory, I/O, and Configuration) and adds a Message space. This specification uses Message space to support all prior sideband signals, *such as* interrupts, Power Management requests, and so forth, as in-band Message transactions. PCI Express Message transactions can be thought of as *virtual wires*, because their effect is to eliminate the wide array of sideband signals currently used in a platform implementation.

The PEX 8548 does *not support* Locked transactions. This is consistent with limitations for Locked transaction use, as outlined in the *PCI r3.0* (Appendix F, "Exclusive Accesses"), and prevents potential deadlock, as well as serious performance degradation, that could occur with Locked transaction use. The PEX 8548 responds to "lock"-type Read Requests (MRdLk) with a Completion, having a Completion with status of Unsupported Request (UR).

For further details, refer to Section 9.4, "Transaction Layer."

January, 2008 Cut-Thru Mode

4.3.1.4 Non-Blocking Crossbar Switch Architecture

The Non-Blocking Crossbar switch is an on-chip interconnect switching fabric. The Crossbar Switch architecture is built upon the existing PLX Switch Fabric Architecture technology. In addition to addressing simultaneous multiple flows, the Crossbar Switch architecture incorporates functions required to support an efficient PCI Express switch fabric, including:

- Deadlock avoidance
- · Priority preemption
- PCI Express Ordering rules
- · Packet fair queuing
- · Oldest first scheduling

The Crossbar Switch interconnect physical topology is that of a packet-based Crossbar Switch fabric (internal fabric) designed to simultaneously connect multiple on-chip stations. The Crossbar Switch protocol is sufficiently flexible and robust to support a variety of embedded system requirements. The protocol is specifically designed to ease chip integration by strongly enforcing station boundaries and standardizing communication between stations. The Crossbar Switch architecture basic features include:

- Multiple concurrent Data transfers
- Global ordering within the switch
- Three types of transactions Posted, Non-Posted, and Completion (P, NP, and Cpl, respectively) meet PCI and PCI Express Ordering and Deadlock Avoidance rules
- Optional weighting of source ports to support Source Port arbitration

4.3.2 Cut-Thru Mode

The PEX 8548 is designed to cut through TLPs to and from every port. By default, all ports are enabled for Cut-Thru. Cut-Thru mode can reduce latency, especially for longer packets, because the entire packet does not need to be stored before being forwarded. Instead, after the header is decoded, the packet can be immediately forwarded. Cut-Thru mode can be disabled for all ports by clearing the **Debug Control** register *Cut-Thru Enable* bit (Port 0, offset 1DCh[21]).

Note: The Debug Control register Cut-Thru Enable bit affects the entire chip. If Cut-Thru is enabled, all ports use Cut-Thru. If Cut-Thru is not enabled, no ports use Cut-Thru.

Caution:

One of the drawbacks to using Cut-Thru mode is that the TLP is not known to be good until the last byte. If the TLP proves to be bad, the Cut-Thru packet must be discarded. If the TLP has already been forwarded to another device, that TLP will be framed with an EDB (End Data Bad), as opposed to the standard END.

Functional Overview PLX Technology, Inc.

THIS PAGE INTENTIONALLY LEFT BLANK.



Chapter 5 Reset and Initialization

5.1 Reset Overview

Reset is a mechanism that returns a device to its initial state. Hardware or software mechanisms can trigger a reset. The re-initialized states following a reset vary, depending upon the reset type and condition.

The *PCI Express Base r1.1*, Section 6.6, defines the hardware mechanism as *Fundamental Reset*. Two actions can trigger a Fundamental Reset:

- · Cold Reset
- · Warm Reset

There is also a type of reset triggered by an in-band signal from an upstream PCI Express link to all its downstream ports, which is called a *Hot Reset*.

There is also a *Secondary Bus Reset*. Any PCI-to-PCI bridge can reset its downstream hierarchy by setting the **Bridge Control** register *Secondary Bus Reset* bit (offset 3Ch[22]=1).

Upon exit from a Cold or Warm Reset, all port configurations, port registers, and state machines are set to initial (start-up) values, as specified in Section 5.2, "Initialization Procedure."

5.1.1 Cold Reset

A Cold Reset is a Fundamental Reset that occurs following a proper PEX 8548 power-on. When the PEX_PERST# signal is held Low following the proper application of power to the component, a Fundamental Reset occurs.

A Fundamental Reset initializes the entire PEX 8548 device (*such as* configuration information, clocks, state machines, registers, and so forth).

When power is removed from the device, or travels outside required ranges, all settings and configuration information is lost. The device must cycle through the entire Initialization Procedure after power is accurately re-applied.

5.1.2 Warm Reset

The Fundamental Reset mechanism can also be triggered by driving the PEX 8548 hardware Reset signal (PEX_PERST#) Low, without the removal and re-application (recycling) of power. This is considered a *Warm Reset*.

PEX_PERST# can be controlled by on-board toggle switches or other external hardware resets to the device. The PEX 8548 must cycle through the entire Initialization Procedure after the PEX_PERST# Input signal is returned to High.

5.1.3 Hot Reset

A Hot Reset is equivalent to a traditional Software Reset. Triggered by an in-band signal from an upstream PCI Express link to all downstream ports, a Hot Reset causes all ports that are downstream from the initiating port to set their registers and state machines to initial values. This type of reset does not require power cycling, nor does it cause PEX 8548 port re-configuration. However, a Hot Reset:

- Causes all TLPs held in the PEX 8548 to be dropped
- Returns all State machines to their initial (default) values
- Returns all Non-Sticky register bits to their initial (default) conditions (refer to Table 13-4, "Register Types, Grouped by User Accessibility," for further details regarding Sticky register bit types)

A Hot Reset is triggered by the following actions:

- Physical Layer (at the upstream port) receives a reset through a training sequence leading to a Hot Reset
- Upstream PCI Express port enters the *DL_Inactive* state, which has the same effect as a Hot Reset

Note: In the following sections, the terms "virtual PCI-to-PCI bridge" and "port" refer to a given Station port.

5.1.3.1 Hot Reset Propagation

A Hot Reset is propagated to a downstream PCI Express device through the PCI Express link, using the Physical Layer Hot Reset mechanism (*that is*, a Reset bit in the Training Ordered-Set from the upstream device is set).

PCI Express views a *switch* as a hierarchy of virtual PCI-to-PCI bridges.

An example of reset propagation across the PEX 8548 switch is illustrated in Figure 5-1. Upon receiving a Hot Reset from the upstream PCI Express link, the virtual primary PCI-to-PCI bridge propagates the reset to virtual secondary PCI-to-PCI bridges for the ports in all stations. Each virtual secondary PCI-to-PCI bridge propagates the reset to its downstream links, and initializes its internal states to initial/default conditions.

A Hot Reset does not impact Clock Logic, Port Configuration, nor Sticky register bits.




Figure 5-1. PEX 8548 System Reset Propagation Example

January, 2008 Secondary Bus Reset

5.1.3.2 Hot Reset Disable

The PEX 8548 includes a configuration option – **Debug Control** register *Upstream Port DL_Down Reset Propagation Disable* bit (Port 0, offset 1DCh[20]) – to ignore the Hot Reset sequence from the upstream PCI Express link. Setting this bit enables the upstream port to ignore a Hot Reset training sequence, blocks the PEX 8548 from manifesting an internal reset due to a DL_Down event, and prevents the downstream ports from issuing a Hot Reset to downstream devices when either a Hot Reset or DL_Down event occurs on the upstream link.

5.1.4 Secondary Bus Reset

When the **upstream** port PCI-to-PCI bridge **Bridge Control** register (BCR) *Secondary Bus Reset* bit (offset 3Ch[22]) is set to 1, all ports that are downstream from that port are reset to their initial/default states. The downstream ports propagate an in-band Hot Reset to their respective downstream links. In addition, the downstream ports' Configuration Space registers (CSRs) are re-initialized. The upstream PCI-to-PCI bridge (upstream port) and its CSRs are not affected; however, the queues to/from all downstream ports are drained, because their upstream-to-downstream virtual connections are re-initialized.

When the **downstream** port PCI-to-PCI bridge BCR *Secondary Bus Reset* bit is set to 1, a Hot Reset is transmitted to its single downstream port, which resets all devices downstream from that port to their initial/default states. The reset port drops any incoming traffic. All other PEX 8548 traffic not flowing to the reset port is unaffected.

The downstream links are held in reset until software removes the condition by clearing the BCR's *Secondary Bus Reset* bit. The PHY layer of the downstream port in question propagates the reset condition in-band to its downstream link, and remains in the Hot Reset state until the reset condition (BCR) is cleared. The Transaction Layer draining of non-empty queues to/from the affected port(s) is handled in a manner similar to the case of that port proceeding to the *DL_Inactive* state, as defined in the *PCI Express Base r1.1*, Section 2.9.

5.2 Initialization Procedure

Upon exit from a Fundamental Reset, the PEX 8548 initialization process is started. There are two or more steps in the process, depending upon the availability of an external initialization serial EEPROM and I^2C .

The initialization sequence executed is as follows:

- 1. PEX 8548 reads the Strapping signal balls to determine the upstream port, and lane configuration of all ports.
- **2.** If a serial EEPROM is present, serial EEPROM data is downloaded to the PEX 8548 Configuration registers. The configuration from the Strapping signal balls can be changed by serial EEPROM data.
- **3.** If I²C is used, it can be used to program all the registers (the same as would be done with the serial EEPROM). Because I²C is relatively slow, normally the links are already up by the time the first I²C Write occurs. The first I²C command might be to block system access while the configuration is being changed, by disabling the upstream port; ports can be disabled by setting the appropriate **Port Control** register *Disable Port x* bit (Port 0, 8, or 12, offset 234h[18:16]). Port Configuration (Port 0, 8, or 12, offset 224h[2:0]) and/or upstream port designation [**Debug Control** register *Upstream Port ID* field (Port 0, offset 1DCh[11:8])] changes take effect upon subsequent Hot Reset. (Refer to Section 5.1.3.)
- Note: As described in Chapter 14, "I²C Slave Interface Operation," an external I²C Master can send the register Read/Write requests to PEX 8548 after reset. To prevent conflict, first disable the upstream port, by programming the appropriate Port Control register Disable Port x bit (Port 0, 8, or 12, offset 234h[18:16]) to a value of 1. Restoration of the upstream port should be the last register Write of the entire I²C programming procedure.
- **4.** After configuration from the Strapping signal balls, serial EEPROM, and/or I²C is complete, the Physical Layer of the configured ports attempts to bring up the links. After both components on a link enter the initial Link Training state, the components proceed through Physical Layer Link initialization and then through Flow Control initialization for VC0, preparing the Data Link and Transaction Layers to use the link. Following Flow Control initialization for VC0, it is possible for VC0 Transaction Layer Packets (TLPs) and Data Link Layer Packets (DLLPs) to be transmitted across the link.

5.2.1 Default Port Configuration

The default upstream port selection and overall port lane-width configuration is determined by the Strapping signal ball levels. All Strapping balls must be tied High to VDD33 or Low to VSS (GND), which sets the default device configuration. (Refer to Section 3.4.4, "Strapping Signals.") Some of these settings can be changed by downloading serial EEPROM data or by I²C programming.

5.2.2 Default Register Initialization

Each PEX 8548 port defined in the Port Configuration process has a set of assigned registers that control port activities and status during standard operation. These registers are set to default/initial settings, as defined in Chapter 13, "Port Registers."

Following a Fundamental Reset, the basic PCI Express Support registers are initially set to the values specified in the *PCI Express Base r1.1*. The Device-Specific registers are set to the values specified in their register description tables. These registers can be changed by loading new data with the attached serial EEPROM, the I²C interface, or by way of Transaction Layer Configuration Space register (CSR) accesses using Configuration or Memory Writes; however, registers identified as Read-Only (RO) *cannot* be modified by Configuration nor Memory Write requests.

The PEX 8548 supports three mechanisms for accessing registers by way of the Transaction Layer, as described in the following sections:

- Section 13.4.1, "PCI r3.0-Compatible Configuration Mechanism"
- Section 13.4.2, "PCI Express Enhanced Configuration Mechanism"
- Section 13.4.3, "Device-Specific Memory-Mapped Configuration Mechanism"

5.2.3 Device-Specific Registers

The following registers are unique to the PEX 8548, and are not referenced in PCI Express documentation. The Device-Specific registers are organized into the following sections:

- Section 13.11, "Device-Specific Registers (E0h to FCh)" (PLX Hardwired Configuration ID and PLX Hardwired Revision ID registers)
- Section 13.16, "Device-Specific Registers (1C0h to FB0h)"
 - Section 13.16.1, "Device-Specific Registers Error Checking and Debug"
 - Section 13.16.2, "Device-Specific Registers Physical Layer"
 - Section 13.16.3, "Device-Specific Registers I²C Interface"
 - Section 13.16.4, "Device-Specific Registers Bus Number CAM"
 - Section 13.16.5, "Device-Specific Registers I/O CAM"
 - Section 13.16.6, "Device-Specific Registers Address-Mapping CAM"
 - Section 13.16.7, "Device-Specific Registers Ingress Control and Port Enable"
 - Section 13.16.8, "Device-Specific Registers I/O CAM Base and Limit Upper 16 Bits"
 - Section 13.16.9, "Device-Specific Registers Base Address Shadow"
 - Section 13.16.10, "Device-Specific Registers Shadow Virtual Channel Capability"
 - Section 13.16.11, "Device-Specific Registers Ingress Credit Handler"
 - Section 13.16.12, "Device-Specific Registers Port Configuration Header"
 - Section 13.16.13, "Device-Specific Registers Source Queue Weight and Soft Error"

The Device-Specific registers cannot be accessed by Configuration requests; however, software can access these registers with Memory requests.


Reset and Initialization PLX Technology, Inc.

5.2.4 Reset and Clock Initialization Timing

Table 5-1. Reset and Clock Initialization Timing

Symbol	Description	Typical Delay
td1	REF Clock stable to PEX_Reset release time	100 μs
td2	PEX_Reset release to PLL Clock Stable and Reset de-bounce	1.32 ms
td3	Clock and Reset Stable to PLL Lock	125 μs
td4	PLL Lock to Core Reset release	33 μs
td5	Serial EEPROM load time with no serial EEPROM present	17 μs

Figure 5-2. Reset and Clock Initialization Timing



5.2.4.1 Serial EEPROM Load Time

Serial EEPROM initialization loads only the Configuration register data that is specifically programmed into the serial EEPROM. Registers that are not included in the serial EEPROM data are initialized to default register values.

Each register entry in the serial EEPROM consists of two Address bytes and four Data bytes (refer to Section 10.2, "Serial EEPROM Data Format"); therefore, each register entry (6 bytes, or 48 bits) requires 48 serial EEPROM clocks to download. Thus, at the serial EEPROM clock default frequency of 1 MHz, after initial overhead to read the **Serial EEPROM Status** register (Port 0, offset 260h) (16 serial EEPROM clocks, or 16 μ s), plus another 40 serial EEPROM clocks (40 μ s) to begin reading the register data, each register entry in the serial EEPROM requires 48 μ s to download. A serial EEPROM containing 50 register entries (typical configuration, assuming the serial EEPROM is programmed only with non-default register values) and clocked at 1 MHz takes approximately 2.5 ms to load (16 + 40 + 48 * 50) μ s (5,200 μ s).

To reduce the serial EEPROM initialization time, the first register entry in the serial EEPROM could increase the clock frequency by programming the **Serial EEPROM Clock Frequency** register (Port 0, offset 268h), to a value of 2h (5 MHz), or 3h (9.62 MHz), if the serial EEPROM supports the higher frequency at the serial EEPROM supply voltage (typically 3.3V). At 5 MHz clocking, the serial EEPROM load time for 50 register entries could be reduced to approximately 575 µs. Because the *PCI Express Base r1.1* allows 20-ms budget for system hardware initialization, the default 1-MHz serial EEPROM clock is often sufficient when the number of ports and registers programmed by serial EEPROM is relatively small.

5.2.4.2 I²C Load Time

Initialization using I^2C is slower than serial EEPROM initialization, because the I^2C interface operates at a lower clock frequency (100 KHz maximum) and the number of bits per Register access is increased (because the Device address is included in the bit stream). Writing one register using 100-KHz clocking takes approximately 830 μ s (83 clock periods).

Reset and Initialization PLX Technology, Inc.

THIS PAGE INTENTIONALLY LEFT BLANK.

PICHNOLOGY®

Chapter 6 Interrupts

6.1 Interrupt Support

The PEX 8548 supports the PCI Express interrupt model, which uses two mechanisms:

- INTx emulation
- Message Signaled Interrupt (MSI)

For Conventional PCI compatibility, the PCI INTx emulation mechanism is used to signal interrupts to the System Interrupt Controller. This mechanism is compatible with existing PCI software, provides the same level of service as the corresponding PCI interrupt signaling mechanism, and is independent of System Interrupt Controller specifics. The PCI INTx emulation mechanism virtualizes PCI physical Interrupt signals by using an in-band signaling mechanism.

In addition to PCI INT*x*-compatible interrupt emulation, the PEX 8548 supports the Message Signaled Interrupt (MSI) mechanism. The PCI Express MSI mechanism is compatible with the MSI Capability defined in the *PCI r3.0*.

The following events are supported for interrupts:

- Hot Plus
 - Presence Detect Changed (HP_PRSNTx# Input signal)
 - Attention Button Pressed
 - Power Fault Detected
 - MRL Sensor Changed
 - Command Completed
- PCI Express Hot Plug
 - Presence Detect Changed (SerDes Receiver Detect)
 - Data Link Layer State Changed
- Device-Specific errors
 - ECC Error detected in the internal packet RAM
 - Internal Error FIFO overflow

The PEX 8548's external Interrupt ball, PEX_INTA#, indicates the assertion and/or de-assertion of the internally generated INTx signal:

- For Hot Plug or Link State triggered INTx events, PEX_INTA# assertion is controlled by the ECC Error Check Disable register Enable PEX_INTA# Ball for Hot Plug or Link State Event bit (Port 0, offset 1C8h[4]). When this bit is set, Hot Plug or Link State events trigger PEX_INTA# assertion; however, an INTx message is not generated in this case. PEX_INTA# assertion and INTx message generation for Hot Plug or Link State cases are mutually exclusive.
- For Device-Specific error triggered interrupts, PEX_INTA# assertion and/or de-assertion exactly matches INTx assertion and/or de-assertion within the PEX 8548.

6.1.1 PEX 8548 Interrupt Handling

The PEX 8548 provides an Interrupt Generation module with each port. The module reads the Request for interrupts from different sources and generates an MSI or PCI-compatible Assert_INTx/ Deassert_INTx Interrupt message. The MSI supports a PCI Express edge-triggered interrupt, whereas Assert_INTx and Deassert_INTx Message transactions emulate PCI level-triggered interrupt signaling. The System Interrupt Controller functions include:

- Sensing Interrupt events
- Signaling the interrupt, by way of the INTx mechanism, and setting the Interrupt Status bit
- Signaling the interrupt, by way of the MSI mechanism
- Handling INTx-type Interrupt messages from downstream devices

6.2 INT*x* Emulation Support

The PEX 8548 supports PCI INTx emulation, to signal interrupts to the System Interrupt Controller. This mechanism is compatible with existing PCI software. PCI INTx emulation virtualizes PCI physical Interrupt signals, by using the in-band signaling mechanism.

PCI Interrupt registers (the Interrupt registers defined in the *PCI r3.0*) are supported. The *PCI r3.0* PCI Command register *Interrupt Disable* and PCI Status register *Interrupt Status* bits are also supported (offset 04h[10, 19], respectively).

Although the *PCI Express Base r1.1* provides INTA#, INTB#, INTC#, and INTD# for INTx signaling, the PEX 8548 uses only INTA# for internal Interrupt message generation, because it is a single-function device. However, incoming messages from downstream devices can be of INTA#, INTB#, INTC#, or INTD# type. Internally generated INTA# messages from the downstream port are also remapped and collapsed at the upstream port, according to the downstream port's Device Number, with its own Device Number and Received Device Number from the downstream device. When an interrupt is requested, the **PCI Status** register *Interrupt Status* bit is set. If INTx interrupts are enabled (**PCI Command** register *Interrupt Disable* and **MSI Control** register *MSI Enable* bits, offsets 04h[10]=0 and 48h[16]=0, respectively), an Assert_INTx message is generated and transmitted upstream to indicate the port interrupt status. For each interrupt event, there is a corresponding Mask bit. The Interrupt request can be generated only when the Mask bit is not set. Software reads and clears the event and *Interrupt Status* bit after servicing the interrupt.

6.2.1 INT*x*-Type Interrupt Message Remapping and Collapsing

INTx-type Interrupt messages from downstream devices are directly forwarded to the upstream port, rather than being terminated and regenerated by the downstream port. The upstream port remaps and collapses the INTx message type received at the downstream port, based upon the downstream port's Device Number and Received INTx message Requester ID Device Number, and generates a new Interrupt message, according to the mapping defined in Table 6-1.

A downstream Port transmits an Assert_INTA/Deassert_INTA message to the upstream port, due to a Hot Plug or Link State event or Device-Specific error.

Internally generated INTx messages always originate as type INTA messages, because the PEX 8548 is a single-function device. Internally generated Interrupt INTA messages from downstream ports are remapped at the upstream port to INTA, INTB, INTC, or INTD messages, according to the mapping defined in Table 6-1.

INTx messages from downstream devices and from internally generated Interrupt messages are ORed together to generate INTA, INTB, INTC, or INTD level-sensitive signals, and edge-detection circuitry in the upstream port generates the Assert_INTx and Deassert_INTx messages. The upstream port then forwards the new messages upstream, by way of its link.

Table 6-1. Downstream/Upstream Port INTx Interrupt Message Mapping

Device Number	At Downstream Port	By Upstream Port
	INTA	INTA
0.0.12	INTB	INTB
0, 8, 12	INTC	INTC
	INTD	INTD
	INTA	INTB
1 0 12	INTB	INTC
1, 9, 13	INTC	INTD
	INTD	INTA
	INTA	INTC
2, 10, 14	INTB	INTD
2, 10, 14	INTC	INTA
	INTD	INTB

6.3 Message Signaled Interrupt Support

One of the interrupt schemes supported by the PEX 8548 is the Message Signaled Interrupt (MSI) mechanism, which is required for PCI Express devices. The MSI method uses Memory Write transactions to deliver interrupts. MSIs are edge-triggered interrupts.

Note: MSI and INTx are mutually exclusive. These interrupt mechanisms **cannot** be simultaneously enabled.

6.3.1 MSI Operation

At configuration time, system software traverses the function Capability list. If a Capability ID of 05h is found, the function implements MSI. System software reads the MSI Capability Structure registers to determine function capabilities.

The PEX 8548 supports only one message for MSI; therefore, the MSI Control register *Multiple Message Enable* and *Multiple Message Capable* fields (offset 48h[22:20, 19:17], respectively) are always cleared to 000b.

The MSI Control register MSI 64-Bit Address Capable bit is enabled (offset 48h[23]=1), by default.

System software initializes the MSI Capability Structure registers with a system-specified message. If the MSI function is enabled, after an Interrupt event occurs, the Interrupt Generation module generates a DWord Memory Write to the address specified by the MSI Address register (offset 4Ch) contents. Data written is the contents of the MSI Data register (offset 54h) lower two bytes and zeros (0) in the upper two bytes. Because the *Multiple Message Enable* field is always cleared to 000b, the Interrupt Generation module is not allowed to change the low-order bits of Message data.

When the Hot Plug or Link State event or Device-Specific error that caused the interrupt is serviced, the device can generate a new MSI Memory Write as a result of new events. Because MSI is an edge-triggered event, a bit is provided for masking the event [MSI Mask register MSI Mask for Internal-Generated Interrupts bit (offset 58h[0])]. A new MSI can be generated only after the Mask bit is serviced. System software should mask the Mask bit when the MSI event is being processed.

6.3.2 MSI Capability Registers

The MSI Capability registers are described in Section 13.8, "Message Signaled Interrupt Capability Registers."

6.4 PEX INTA# Interrupts

PEX_INTA# Interrupt output is enabled when the following conditions exist:

- INTA messages are enabled (**PCI Command** register *Interrupt Disable* bit, offset 04h[10]=0) and MSI is disabled (**MSI Control** register *MSI Enable* bit, offset 48h[16]=0)
- PEX_INTA# output is enabled [ECC Error Check Disable register Enable PEX_INTA# Ball for Hot Plug or Link State Event bit (Port 0, offset 1C8h[4]) is set to 1]

Note: PEX_INTA# assertion and INTx messaging are mutually exclusive for a given interrupt event. When MSI is enabled (offset 48h[16]=1), both PEX_INTA# and INTx are disabled for PEX 8548 internally generated interrupts. The forwarding of external INTx messages received from a downstream port to the upstream port is always enabled.



Chapter 7 Software Architecture

7.1 Software Model

The PEX 8548 requires software support in the following areas:

- Switch configuration and configuration of all switch downstream links
- Moving data forward and back through the links
- Monitoring and servicing interrupts throughout the connected fabric
- Monitoring and adjusting performance-related mechanisms

The Configuration Mechanisms are straightforward and use Conventional PCI software structures and procedures to set up and identify all ports and links connected through the PEX 8548. The PEX 8548 supports an optional serial EEPROM or I²C interface, to simplify downloading of Configuration data to the switch. (Refer to Section 7.3.)

After the PEX 8548 and its links are set up, data can be routed through the PEX 8548, from one port to another. Responses and other communication are returned, by way of the same links, to the Initiator. The PEX 8548 is transparent to these Data transfers. (Refer to Section 7.3.1.3.)

When errors occur during Data transfer due to data corruption in the internal RAM, or an external device violates its credits, an interrupt is returned (if enabled), through the switch fabric to the Host, identifying the problem. It is the responsibility of the Host software to implement Interrupt Service routines to handle the problem. (Refer to Chapter 6, "Interrupts," for further details.)

7.2 Configuration Mechanisms

The PEX 8548 supports the two Configuration mechanisms described in the PCI Express Base r1.1:

PCI r3.0-Compatible Configuration Mechanism

This mechanism supports 100% binary compatibility with the *PCI r3.0* and its corresponding Bus Enumeration and Configuration software. The mechanism allows access to the lower 256 bytes (64 DWords) of the 4-KB Configuration space of each port. Access to the entire 4-KB Configuration Space requires 10 Address bits, which are defined in a PCI Express Configuration Request packet to include a 6-bit *Register Number* field and a 4-bit *Extended Register Number* field. The mechanism maps all six of its Address bits into the *Register Number* field, and clears the *Extended Register Number* field in the packet to 0h. Therefore, the mechanism cannot access the upper 960 DWords (PCI Express Extended Configuration space) that are implemented in each port.

• PCI Express Enhanced Configuration Mechanism

This mechanism increases the size of available Configuration space and optimizes Configuration mechanisms. The mechanism allows access to the entire 4-KB Configuration space defined by the *PCI Express Base r1.1*. Registers within the PEX 8548 that are defined by the *PCI Express Base r1.1* can be accessed by this mechanism. The PEX 8548 Device-Specific registers (which are not defined by the *PCI Express Base r1.1*) cannot be accessed by this mechanism.

The PEX 8548 also supports a third Configuration mechanism:

• Device-Specific Memory-Mapped Configuration Mechanism

This mechanism supports access to all PEX 8548 registers, with the use of Memory Read and Memory Write commands and a 128-KB Address space that includes the 4-KB register sets of all ports, that is located at the Base address assigned to the upstream port **Base Address 0** and **Base Address 1** registers (**BAR0** and **BAR1**, offsets 10h and 14h, respectively).

From a software point of view, each PEX 8548 port is a PCI-to-PCI bridge. A PCI-to-PCI bridge must have uniquely assigned Bus and Device Numbers. The upstream port has its own Primary Bus Number, while all downstream ports share the same (internal) Bus Number and different Device Numbers.

For further details, refer to Section 13.4, "Register Access."

7.2.1 Software Configuration and Routing

Configuration requests must be routed from the Host, through the PEX 8548's upstream port. All Type 0 Configuration requests to the upstream port access the PEX 8548's upstream port Configuration registers.

The upstream port's PCI-to-PCI bridge forwards Type 1 Configuration requests from its upstream interface to its downstream interface. The Secondary Bus Number of the upstream port matches the Primary Bus Number of every downstream port. If the Bus Number value encoded in the Configuration Request matches the upstream port's Secondary Bus Number, the Configuration Request is targeting a downstream port's registers, and therefore the upstream port converts the Type 1 Configuration Request to a Type 0 Configuration Request. To access the PCI-to-PCI bridge registers of a specific downstream port, the Device Number value encoded in this Configuration Request (which the upstream port converted to Type 0) must match the Device Number (Port Number) of the downstream port (the Device Number of a downstream port is always the same value as the designated Port Number). All other Device Numbers are non-existent devices, and the Configuration Request terminates with an Unsupported Request (UR) completion.

To configure additional devices in the PCI hierarchy, the switch downstream ports must have their Secondary and Subordinate Bus Numbers set. Any match on a downstream port PCI-to-PCI bridge's Secondary Bus Numbers results in the PEX 8548 converting the incoming Type 1 Configuration Request to an outgoing Type 0 Configuration Request, and the Device Number must be 0.




Figure 7-1. PEX 8548 System Configuration Propagation

7.3 Sample Configuration Procedure

Consideration must be given to the configuration procedure when setting up and initializing a PEX 8548 switch. Certain items are processed by initial hardware configuration, connections, and operating selections. The PCI/PCI Express Configuration registers can be written by the Host (by way of the upstream port to all downstream ports and their links), serial EEPROM interface, or I²C interface. Figure 7-2 illustrates an example of PEX 8548 system configuration.




Figure 7-2. PEX 8548 System Configuration Example

The sequence executed to set up and initialize a PEX 8548 switch is as follows:

- 1. Select ports and assign lanes to each port:
 - Refer to Section 4.1.2.1, "Port Combinations," for options
 - PEX 8548 must be connected to PCI Express-compatible devices
 - Strapping balls must be set to identify the selected port configuration
 - Station 0 Refer to STRAP_STN0_PORTCFG[1:0]
 - Station 1 Refer to STRAP_STN1_PORTCFG[1:0]
 - Station 2 Refer to STRAP_STN2_PORTCFG[1:0]
 - If enabled, the serial EEPROM can be used to override the Strapping ball selections [Port Configuration register Port Configuration field (Port 0, 8, or 12, offset 224h[2:0])]
- 2. Select the upstream port Set Strapping balls STRAP_UPSTRM_PORTSEL[3:0].
- 3. Software/serial EEPROM programs the following registers for the upstream port:
 - Primary Bus Number Identifies the upstream link (Bus Number register, offset 18h[7:0])
 - Secondary Bus Number Identifies the switch internal virtual PCI Bus (Bus Number register, offset 18h[15:8])
 - **Subordinate Bus Number** Must be the last (largest) Bus Number in the downstream hierarchy of the upstream port (**Bus Number** register, offset 18h[23:16])
 - Set the **PCI Command** register *Bus Master Enable* and *Memory Access Enable* bits (offset 04h[2:1], respectively)
 - Base and Limit registers Combines the memory of all downstream devices into one large space, with the total size given by Limit Base, and the Start address given by Base
 - Upstream port **Base Address 0** and **Base Address 1** registers (**BAR0** and **BAR1**, offsets 10h and 14h, respectively) (Base address for Memory-Mapped CSR access on the PEX 8548)
- **4.** Software/serial EEPROM programs the following registers for the **downstream ports**:
 - Primary Bus Number All downstream Port Numbers are the Device Numbers on the internal virtual PCI Bus (Bus Number register, offset 18h[7:0])
 - **Secondary Bus Number** Identifies the port's downstream link (**Bus Number** register, offset 18h[15:8])
 - **Subordinate Bus Number** Must be the last (largest) Bus Number in the downstream hierarchy of each downstream port (**Bus Number** register, offset 18h[23:16])
 - Set the **PCI Command** register *Bus Master Enable* and *Memory Access Enable* bits (offset 04h[2:1], respectively)
 - Base and Limit registers Combines the memory of all downstream devices into one large space, with the total size given by Limit Base, and the Start address given by Base

On the upstream port, the primary side is accessed by a Type 0 Configuration access. The downstream ports are accessed with a Type 1 Configuration access on the primary side of the upstream port, with the Bus Number of each transaction equal to the upstream port Secondary Bus Number (internal virtual PCI Bus).

7.3.1 Switch Device Number Assignment Example

The following is an example of how to access the PEX 8548's upstream port and downstream ports. Assume that the switch consists of 9 ports, one x8 upstream (Port 0 is recommended), six x4 downstream (Ports 1, 2, 9, 10, 13, 14), and two x8 downstream (Ports 8, 12). Further assume that the upstream Bus Number is 1, and that each downstream port takes up only one Bus Number (except for Port 14, which has two) and that bus numbering is linear. A diagram of the system is illustrated in Figure 7-2.

- The upstream port (which is configured as Port 0 for this example) is assigned a Primary Bus Number of 1 and a Secondary Bus Number of 2. With 8 downstream ports each having one Bus Number (except Port 14, which has two), the Subordinate Bus Number is 2 + 8 + 1 = 11. The Device Number, regardless of which port is the upstream port, is always 00h.
- Port 1 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is the internal virtual PCI Bus (2)
 - Device Number is the Port Number, 01h
 - Function Number to be 000b
- Port 2 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is 2
 - Device Number is 02h
 - Function Number is 000b
- Port 8 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is 2
 - Device Number is 08h
 - Function Number is 000b
- Port 9 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is 2
 - Device Number is 09h
 - Function Number is 000b
- Port 10 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is 2
 - Device Number is 0Ah
 - Function Number is 000b
- Port 12 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is 2
 - Device Number is 0Ch
 - Function Number is 000b
- Port 13 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is 2
 - Device Number is 0Dh
 - Function Number is 000b
- Port 14 registers are accessed with a Type 1 Configuration transaction:
 - Bus Number is 2
 - Device Number is 0Eh
 - Function Number is 000b

7.3.1.1 Configuration Register Programming Sequence

Registers that are defined by PCI-SIG Specifications can be accessed by Configuration mechanisms or Memory command; Device-Specific registers can be accessed by Memory commands; however, they cannot be accessed by Configuration mechanisms.

The upstream port **Base Address 0** and **Base Address 1** registers (**BAR0** and **BAR1**, offsets 10h and 14h, respectively) map internal registers for Memory-Mapped I/O access. **BAR0** is a 128-KB, Non-Prefetchable BAR [the *Prefetchable* bit (bit 3) with default value 0 is *not* programmable]. Because **BAR0** maps to Non-Prefetchable Address space and the Address space is relatively small, it is recommended that **BAR0** be configured as a 32-bit BAR (default, with field [2:1]=00b), rather than as a 64-bit BAR, to be mapped below the 4-GB Address Boundary space.

With **BAR0** configured as a 32-bit BAR, **BAR1** (which contains the upper 32 bits of address if **BAR0** is configured as a 64-bit BAR) must remain the default value 0h. If **BAR0** is configured as a 64-bit BAR and the **BAR1** value is 0h, a 64-bit access to **BAR0/1** returns an Unsupported Request (UR) error.

BAR0 and **BAR1** can be disabled by setting the **Ingress Control** register *Disable Upstream Port BAR0* and *BAR1 Registers* bit (Port 0, 8, or 12, offset 660h[26]).

Register access must be 1 DWord (Byte Enables can select individual bytes). If a Memory-Mapped Read to a Configuration register requests more than 1 DWord, the PEX 8548 returns a Completion with status of Unsupported Request (UR) error. This error is flagged in the port's **Device Status** register (offset 70h) and **Uncorrectable Error Status** register *Unsupported Request Error Status* bit (offset FB8h[20]).

To program access to internal registers:

- 1. Program the **Bus Number** register (offset 18h) in the upstream port.
- 2. Program the Bus Number registers (offset 18h) in all downstream ports.
- 3. Program the Memory Base and Memory Limit registers (offset 20h) in all downstream ports.
- **4.** Program the upstream Port **Base Address 0** and **Base Address 1** registers (**BAR0** and **BAR1**, offsets 10h and 14h, respectively). (Optional, but necessary for Memory-Mapped access to internal registers.)
- **5.** Program the **Memory Base** and **Memory Limit** registers (offset 20h) in the upstream port, ensuring the values claim all the space requested by all downstream ports.
- **6.** Program the **PCI Command** register *Bus Master Enable* and *Memory Access Enable* bits (offset 04h[2:1], respectively) on all ports.

Software Architecture PLX Technology, Inc.

The Base and Limit values of the upstream port must include the **Upstream Port** P-P cumulative Base and Limit values of the downstream ports, **Internal Virtual PCI Bus** which in turn include P-P the cumulative Base and Limit values of their downstream links. Station 2 Station 0 Station 1

Figure 7-3. Programming Base and Limit Values

7.3.1.2 Sample Pseudo Code

The following sample pseudo code provides a step-by-step configuration of the PEX 8548. The type of access is either a Type 0 or Type 1 Configuration Write. The address provides the register offset, and the data provides the value to be programmed. This example assumes that 32 bits of data are programmed for each step.

```
CFGTYPE0 Write busnum 01, devicenum 00 function 0 address 18h data 0009_0201h
    //Primary Bus Number 01, secondary Bus Number 02 and Subordinate
    Bus Number 10. At this step, the internal virtual PCI Bus in the PEX 8548 gets
    Bus Number 02. After this, any access to Bus Number 02 from the upstream port
    refers to this bus.
CFGTYPE1 Write busnum 02, devicenum 01 function 0 address 18h data 0003_0302h
    //Primary Bus Number 02, secondary Bus Number 03 and Subordinate Bus Number 03.
    an endpoint is attached to Port 1
CFGTYPE1 Write busnum 02, devicenum 02 function 0 address 18h data 0004_0402h
    //Primary Bus Number 02, secondary Bus Number 04 and Subordinate Bus Number 04.
    an endpoint attached to Port 2
CFGTYPE1 Write busnum 02, devicenum 08 function 0 address 18h data 0005_0502h
    //Primary Bus Number 02, secondary Bus Number 05 and Subordinate Bus Number 05.
    an endpoint attached to Port 8
CFGTYPE1 Write busnum 02, devicenum 09 function 0 address 18h data 0006_0602h
    //Primary Bus Number 02, secondary Bus Number 06 and Subordinate Bus Number 06.
    an endpoint attached to Port 9
CFGTYPE1 Write busnum 02, devicenum 10 function 0 address 18h data 0008_0702h
    //Primary Bus Number 02, secondary Bus Number 07 and Subordinate Bus Number 08.
    an endpoint attached to Port 10
CFGTYPE1 Write busnum 02, devicenum 12 function 0 address 18h data 0008 0802h
    CFGTYPE1 Write busnum 02, devicenum 13 function 0 address 18h data 0009_0902h
    //Primary Bus Number 02, secondary Bus Number 09 and Subordinate Bus Number 09.
CFGTYPE1 Write busnum 02, devicenum 14 function 0 address 18h data 000A_0A02h
    //Primary Bus Number 02, secondary Bus Number 10 and Subordinate Bus Number 11.
    This means that we have a PCI-to-PCI bridge attached to Port 14 of PEX 8548
    and 1 more level of PCI hierarchy.
CFGTYPE1 Write busnum 02, devicenum 01 function 0 address 20h data 02FF_0200h
    // need 0200_0000h to 02FF_FFFFh memory space for Port 1.
CFGTYPE1 Write busnum 02, devicenum 02 function 0 address 20h data 03FF_0300h
    // need 0300_0000 to 03FF_FFFFh memory space for Port 2.
CFGTYPE1 Write busnum 02, devicenum 08 function 0 address 20h data 04FF_0400h
    // need 0400_0000h to 04FF_FFFFh memory space for Port 8.
CFGTYPE1 Write busnum 02, devicenum 09 function 0 address 20h data 05FF_0500h
    // need 0500_0000h to 05FF_FFFFh memory space for Port 9.
CFGTYPE1 Write busnum 02, devicenum 10 function 0 address 20h data 06FF_0600h
    // need 0600_0000h to 06FF_FFFFh memory space for Port 10.
CFGTYPE1 Write busnum 02, devicenum 12 function 0 address 20h data 07FF_0700h
    // need 0700_0000h to 07FF_FFFFh memory space for Port 12.
CFGTYPE1 Write busnum 02, devicenum 13 function 0 address 20h data 08FF_0800h
    // need 0800_0000h to 08FF_FFFFh memory space for Port 13.
CFGTYPE1 Write busnum 02, devicenum 14 function 0 address 20h data 09FF_0900h
    // need 0900_0000h to 09FF_FFFFh memory space for Port 14.
CFGTYPE0 Write busnum 01, devicenum 00 function 0 address 20h data 0AFF_0200h
    // the PEX 8548 will claim all Memory accesses from 0200_0000h to 0AFF_FFFFh
    and send it to the appropriate downstream port. Any memory address not within
    any of the downstream Address spaces will go to the upstream port.
    // Now set the Bus Master Enable and Memory Access Enable bits on the upstream
    port and all downstream ports.
```

```
CFGTYPE0 Write busnum 01, devicenum 00 function 0 address 04h data 0000_0006h
CFGTYPE1 Write busnum 02, devicenum 01 function 0 address 04h data 0000_0006h
CFGTYPE1 Write busnum 02, devicenum 02 function 0 address 04h data 0000_0006h
CFGTYPE1 Write busnum 02, devicenum 08 function 0 address 04h data 0000_0006h
CFGTYPE1 Write busnum 02, devicenum 09 function 0 address 04h data 0000_0006h
CFGTYPE1 Write busnum 02, devicenum 10 function 0 address 04h data 0000 0006h
CFGTYPE1 Write busnum 02, devicenum 12 function 0 address 04h data 0000_0006h
CFGTYPE1 Write busnum 02, devicenum 13 function 0 address 04h data 0000_0006h
CFGTYPE1 Write busnum 02, devicenum 14 function 0 address 04h data 0000_0006h
     // Now any 32-bit memory transaction from any port between the addresses
    0200_0000h to 0AFF_FFFFh would go to the appropriate downstream port.
     // Any transaction from any downstream port outside the range of 0200_0000h
    to OAFF_FFFFh would go to the upstream port.
     // For each port configured above, register offsets 24h, 28h, and 2Ch can be
    programmed to enable 64-bit Prefetchable Memory space for downstream devices.
     // Memory-Mapped access of all configuration registers listed above can also
    be performed by programming upstream port BARO and BAR1 (for 64-bit Memory
    spaces) for busnum 01, devicenum 00.
```

7.3.1.3 Sample Packet Transfer

When all ports are configured using the sample code provided in Section 7.3.1.2, the following occurs:

- 32-bit Memory transactions from the upstream port, destined between addresses 0200_0000h to 0AFF_FFFFh, advance to the appropriate downstream port
- 32-bit Memory transactions from a downstream port, between addresses 0200_0000h to 0AFF_FFFFh, advance to the appropriate downstream port (if the transactions are not within the Base-Limit range of that port)
- Transactions from a downstream port, outside the range of addresses 0200_0000h to 0AFF_FFFFh and outside PEX 8548 Memory-Mapped Register space (refer to Section 7.3.2 for details regarding Register space), advance to the upstream port

7.3.2 Using Base Address Registers to Access Registers

Configuration requests can access only those registers that are defined by the *PCI Express Base r1.1*. These registers and the Device-Specific registers can all be accessed by Memory requests that target the Memory space defined by the upstream port **Base Address 0** and **Base Address 1** registers (**BAR0** and **BAR1**, offsets 10h and 14h, respectively).

- Upstream port BAR0 requests that 128-KB Memory space be set aside for internal PEX 8548 registers.
- Optionally, the upstream port **BAR1** can be used to place this internal register Memory space anywhere in 64-bit System Memory space.
- After the upstream port **BAR0** (and optionally, **BAR1**) is programmed, all register locations inside the PEX 8548 can be accessed from any port, using either Memory requests or Configuration requests.
- Each port consumes 4 KB of Memory space for internal registers, as defined in Table 7-1. For example, if the upstream port **BAR0** is programmed to 0100_0000h (using a Type 0 Configuration transaction) and the upstream port **PCI Command** register Memory Access Enable bit is set (offset 04h[1]=1; again, programmed using a Type 0 Configuration transaction), all PEX 8548 registers can be accessed using Memory-Mapped Register accesses.

Table 7-1. Internal Register 4-KB Memory Space Ranges

Port Number	Internal Register 4-KB Memory Space Range
Port 0	0000h to 0FFFh
Port 1	1000h to 1FFFh
Port 2	2000h to 2FFFh
Port 8	8000h to 8FFFh
Port 9	9000h to 9FFFh
Port 10	A000h to AFFFh
Port 12	C000h to CFFFh
Port 13	D000h to DFFFh
Port 14	E000h to EFFFh

The formula to locate register addresses for ports is as follows:


```
BAR0 + (port * 1000h) + register_offset
```

For example, to hit the **Memory Base and Limit** (offset 20h) for each port, refer to Table 7-2 and Figure 7-4. Table 7-2 defines how the registers in each port can be reached. All registers for all ports sit in the same upstream port BAR. Using the formula 1000h x Port Number provides the start address for the first register in a port. Figure 7-4 provides a graphical view of the BAR Memory space.

Table 7-2. PEX 8548 Memory-Mapped Register Access

Register	Location Address
Port 0 Base and Limit	0100_0020h
Port 1 Base and Limit	0100_1020h
Port 2 Base and Limit	0100_2020h
Port 8 Base and Limit	0100_8020h
Port 9 Base and Limit	0100_9020h
Port 10 Base and Limit	0100_A020h
Port 12 Base and Limit	0100_C020h
Port 13 Base and Limit	0100_D020h
Port 14 Base and Limit	0100_E020h

Figure 7-4. Using Memory-Mapped Access for PEX 8548



January, 2008 Interrupt Support

7.4 Interrupt Support

The PEX 8548 supports the PCI Express interrupt model, which uses two mechanisms:

- INTx Emulation
- Message Signaled Interrupt (MSI)

These interrupt mechanisms are discussed in Chapter 6, "Interrupts."

7.5 Hot Plug Support

The PEX 8548 supports the standard Hot Plug Controller (HPC) on downstream Ports 1, 8, and 9. Hot Plug mechanisms are discussed in Chapter 11, "Hot Plug Support."

Note: The PEX 8548 Standard Hot Plug Controller signals are available on Ports 1, 8, and 9, when configured as downstream ports.

Software Architecture PLX Technology, Inc.

THIS PAGE INTENTIONALLY LEFT BLANK.

PICHNOLOGY®

Chapter 8 Performance Metrics

8.1 Introduction

This chapter discusses measures of performance, including throughput and latency. It also provides guidelines for programming on-chip registers to boost performance beyond that provided by the general-purpose default values.

8.2 Throughput

Throughput measures the amount of Payload bytes that are transferred per unit time. PCI Express has different possible throughput values, depending upon the link width, Payload size, traffic distribution, and TLP overhead, all of which are under software control. To comprehend PCI Express throughput, a basic understanding of the underlying PCI Express fundamentals is needed.

8.2.1 Shared Wire

Bytes are transmitted across PCI Express wires during each symbol time, regardless of traffic load. The bytes are classified into three wire traffic types:

- TLPs (which can carry a Payload)
- DLLPs
- · PHY Ordered-Sets

Electrical idles (including PADs) are not counted as traffic. To measure throughput and understand how the link performs, count all three wire traffic types while tracking how much time passes. PHY SKIP Ordered-Sets occur irregularly and can mostly be ignored. A fully utilized link requires 99% TLPs and DLLPs in each direction. The ratio of TLPs to DLLPs depends upon the application.

8.2.2 Unidirectional Throughput

Figure 8-1 illustrates ideal PCI Express throughput in the case of unidirectional traffic. The PEX 8548 tracks to the ideal for these cases.

Figure 8-1 also illustrates how the Payload size increases in tandem with the maximum throughput. As the link becomes wider, the maximum throughput increases. The *PCI Express Base r1.1* allows a default Maximum Payload Size (MPS) of 128 bytes; however, the PEX 8548 supports up to a 1,024-byte MPS.

Unidirectional PCI Express throughput has maximal TLPs on the wire going in one direction. The other direction of the bidirectional link is mostly unused. DLLPs that share the wire (per the *PCI Express Base r1.1*) are typically transmitted in response to a TLP, and therefore travel in the opposite direction of the TLPs. Thus, for unidirectional traffic, DLLP traffic does not interfere with TLP bandwidth.

It is useful to make a clarification, regarding Memory Read (MRd) requests and their corresponding Completions with Data (CPLD). The Read size can be large – the PEX 8548 supports up to 4 KB; however, the MRd TLP is only 12 to 20 bytes long. The Completion for the MRd carries the data. Typically, a Root Complex transmits multiple, partial Completions of a maximum 64-byte Payload size (endpoint devices must transmit Completions of at least 128-byte granularity). As a result, even with large Read sizes, the bandwidth expected for Completions is limited to 64-byte (or 128-byte) Payloads. A series of MRd requests in the upstream direction, each with a large Read size, results in a nearly unidirectional, 64-byte (or 128-byte, for non-Root Complex devices) CPLD data stream.

Performance Metrics PLX Technology, Inc.




Figure 8-1. Ideal PCI Express Throughput in Unidirectional Bandwidth Case

8.2.3 Ideal PCI Express Throughput

This section discusses how to calculate ideal PCI Express throughput, as explained in Section 8.2.2.

PEX 8548 signaling operates at 2,500 Mbps/lane. The PEX 8548 allows lanes to be grouped into x1, x2, x4, x8, and x16 widths. This bandwidth is de-rated, according to the factors described below.

PCI Express protocol has a built-in 8b/10b encoding, which immediately takes 20% off the throughput:

$$8b/10b_{encoding_hit} = 8/10 = 0.8$$

TLPs include overhead as part of the PCI Express protocol. Each TLP has a Header of 12 to 16 bytes (16 bytes are use only for 64-bit addressing; otherwise, all TLPs have 12-byte Headers). TLPs can also have an optional ECRC of 4 bytes. Finally, all TLPs require a Data Link Layer and Physical Layer framing symbol overhead of 8 bytes. The total TLP overhead is as follows:

TLP_overhead_min =
$$12 + 8 = 20$$
 bytes
TLP_overhead_max = $16 + 4 + 8 = 28$ bytes

The *PCI Express Base r1.1* requires that DLLPs and SKIP Ordered-Sets share the same wire as TLPs, allowing these other traffic sources to reduce TLP throughput. The best case (least impact) reduction to TLP bandwidth that corresponds to unidirectional traffic scenarios can be calculated.

The *PCI Express Base r1.1* requires both an updateFC (all three types) and ACK to be transmitted every 30 µs, to cover lossy link behavior. Each DLLP takes 8 bytes. On a x16 link, a DLLP takes one-half of a symbol time; therefore, 4 DLLPs cost 2 symbol times every 7,500 symbol times. This hit is much less than 1%; however, to be complete, the throughput decrease from DLLPs in unidirectional traffic must be as follows:

```
DLLP_x8_unidirectional_derating = 7,500/7,504 symbol times
DLLP_x16_unidirectional_derating = 7,500/7,502 symbol times
```

A SKIP Ordered-Set can be modeled as coming once per 1,180 symbol times. The *PCI Express Base r1.1* provides a range of 1,180 to 1,538 symbol times. The value used by the PEX 8548 is once every 1,100 symbol times. A SKIP Ordered-Set requires 4 symbol times to transmit; therefore, throughput is decreased by:

```
SKIP derating = (1,180/1,184)
```

Placing together all the overhead and throughput derating, the ideal PCI Express unidirectional bandwidth can be calculated for any Payload, as follows:

```
Ideal_pcie_bandwidth = (link_rate) * (8b10b_encoding_hit) * (dllp_derating) * (skip_derating) * [payload / (payload + tlpoverhead)]
```

The above formula was used to create the ideal curves in the graph illustrated in Figure 8-1, using tlp_overhead_min and the appropriate link rate.

8.2.4 Bidirectional PCI Express Throughput

Although unidirectional flows have virtually no DLLP traffic flowing in the same direction as the TLP, to model bidirectional traffic, DLLPs require prominent consideration. Three different DLLP rates provide a useful reference – 0, 1, and 2 DLLP/TLP.

The worst case, 2 DLLP/TLP, applies wherein every TLP causes an ACK and updateFC DLLP. The ACK acknowledges that the TLP arrived, and the updateFC provides more credits, allowing more TLPs of the same type to be transmitted.

Note: Worst case is approximate. There can be an additional updateFC time every 7,500 symbol times.

The best case, 0 DLLP/TLP, is the unidirectional traffic case, because no DLLPs travel in the same direction as the TLP flow.

It is expected that a maximally and optimally used link will have throughput in the range of 0 to 2 DLLP/TLP for any traffic pattern. Because DLLP and TLP Counts are easily measured with standard PCI Express logic analyzers, if the DLLP Count is more than 2x the TLP Count, the link is probably underutilized.

The exact ratio of DLLPs to TLPs depends upon a variety of factors that, to some extent, remain outside the *PCI Express Base r1.1* guidelines. Figure 8-2, Figure 8-3, and Figure 8-4 illustrate the measured PEX 8548 bidirectional throughput with default register values for x16, x8, and x4, respectively, compared against three different ideal DLLP policies of 0, 1, or 2 DLLP/TLP. The graphs provided in Figure 8-2, Figure 8-3, and Figure 8-4 are based upon throughput measured for sustained back-to-back TLPs of the same size. The ideal calculated bandwidths are used for reference. The 0 DLLP/TLP graph is always the top graph (*that is*, the best performance). The middle graph is 1 DLLP/TLP, and the lower graph is 2 DLLP/TLP, which are below 0 DLLP/TLP in performance.

In general, for all link widths, the PEX 8548 (by default) runs at better than 1 DLLP/TLP for Payload sizes of 32 to 256 bytes. For larger Payload sizes, the default register values require fine-tuning, to allow for improved throughput. Tuning and consideration factors are discussed in further detail in Section 8.3.






Figure 8-2. Measured PEX 8548 Bidirectional Throughput (TLP x16 Payload Bandwidth)





Performance Metrics PLX Technology, Inc.





January, 2008 DLLP Policies

8.3 DLLP Policies

As previously discussed, DLLP rates can vary from 0 to 2 (or more) DLLP/TLP. The PEX 8548 allows programming to affect the DLLP rate. The graphs illustrated in Figure 8-2, Figure 8-3, and Figure 8-4 clearly illustrate that more DLLPs can reduce the total TLP throughput; therefore, it seems that the DLLP rates should be minimized. However, transmitting fewer DLLPs can result in credit starvation or Replay buffer overfill, which can have a worse effect on TLP bandwidth. Thus, care must be taken when changing the default PEX 8548 DLLP transmission rate.

Typically, TLPs have higher transmission priority on the wire than DLLPs. However, the PEX 8548 allows for DLLPs to have higher priority under certain conditions, which means DLLPs can transmit after the current TLP completes. The decision to transmit a DLLP ahead of a TLP is referred to as DLLP policy.

The PEX 8548 can be programmed to alter its default DLLP policies, to emphasize improved TLP throughput, faster acknowledgement, more credit, or simplest behavior. The default policies should work for most applications. However, choices for a DLLP policy allow for further optimization to match any application.

8.3.1 ACK DLLP Policy

An ACK DLLP is a response indicating to the TLP transmitter that the receiver received a "good" copy of the TLP (it acknowledges the receipt). What an ACK means to the TLP transmitter is that it can remove any stored copy of that TLP, because it is unnecessary to resend. ACK DLLPs can be combined, such that one ACK DLLP can serve to acknowledge multiple TLPs. This collapsing of ACKs is the basis of the ACK DLLP policy choices. Less-frequent, more-collapsed ACKs have the least impact on TLP transmit bandwidth (*that is*, less-frequent ACKs result in less than 1 DLLP/TLP).

The ACK policy has two parts – a Timer and TLP Counter.

The default ACK Timer policy varies, according to the negotiated link width. Table 8-1 charts an internal ACK Transmission Latency Timer (in symbol times), based upon differing link width values.

The ACK Transmission Latency Timer loads the appropriate value represented in Table 8-1 when a TLP is received and known to be good (a few clocks after the END frame). The timer counts down each symbol time (every 4 ns). When the timer reaches 0, an ACK DLLP takes higher priority over new TLPs. This means that an ACK DLLP is transmitted before a new TLP is started, but also that the current TLP finished first. The ACK DLLP transmitted acknowledges all TLPs, up until the most-recently arrived good TLP.

The ACK TLP Counter policy sends a high-priority ACK after 12 TLPs have arrived, regardless of the ACK Timer policy.

If no TLP traffic is being transmitted (the Transmit link is idle), an ACK DLLP can be transmitted before the timer expires. This is an opportunistic low-priority ACK. When an ACK is transmitted, the timer resets, waiting for a new TLP to trigger.

The PEX 8548 allows a programmable override of the default Ack_Latency_Timer value, by programming the **ACK Transmission Latency Limit** register (offset 1F8h[9:8, 7:0]). The value in this register is loaded when a new TLP arrives, and a high-priority ACK DLLP is attempted when the timer reaches 0. For fastest ACK response, this timer can be programmed to 0. This results in 1 DLLP ACK transmitted per each TLP received. For less impact on transmit TLP bandwidth, a larger value can be programmed, resulting in less-frequent ACKs.

In general, a slower ACK response does not impact the receive TLP stream, and aids the TLP transmit stream. In this case, the ACK becomes a performance bottleneck. The PEX 8548 can store up to up to 32 TLPs while waiting for an ACK.

Table 8-1. ACK Transmission Latency Timer Values

Link Width	x1	x2	x4	х8	x16
ACK Transmission Latency Timer (Symbol Times)	255	217	118	107	100

8.3.2 UpdateFC DLLP Policy

An UpdateFC DLLP is transmitted, in response to a received TLP, to allow the transmitter to transmit more TLPs of the same type. Each TLP that arrives consumes credit, and eventually a stream of TLPs consumes all credit, unless an updateFC DLLP allows more credit. The updateFC DLLP policy choice is the frequency of transmitting an updateFC.

There are two parts to the UpdateFC policy – credit amount and frequency of transmitting the updates. This section discusses only the frequency. Refer to Section 8.4 for details regarding credit amounts.

The only reason to transmit an updateFC is to replenish credit. If the transmitter has sufficient credit, there is no reason to transmit more updateFC DLLPs. Therefore, the PEX 8548 looks at the total credit advertised when deciding when to transmit an updateFC DLLP. Four threshold options are allowed – 100%, 75%, 50%, and 25% (default). Whenever the remaining credit drops below the programmed threshold, an updateFC DLLP is given high priority (*that is*, the updateFC DLLP is transmitted before a new TLP is started). There is a separate threshold for Header and Payload credits for each TLP type (Posted, Non-Posted, and Completion) for each port in a station.

Table 8-2 illustrates the effect of the various updateFC DLLP policies for a series of 256-byte Payload TLPs (256 bytes = 16 Payload credits), as follows:

- 100% policy Results in a high-priority updateFC after every TLP, for a 1 DLLP per TLP ratio
- 75% policy Results in an updateFC every 2 TLPs
- 50% policy Results in an updateFC every 3 TLPs
- 25% policy Results in an updateFC every 4 TLPs

Once a high-priority updateFC is triggered, the running credit deficit is fully restored, if there are sufficient on-chip resources to do so. For most non-congested applications, there should be ample chip resources to fully restore credit with every updateFC. If resources are running low, however, then only part of the running credit is restored. If the threshold for transmitting an updateFC remains crossed, then, as more resources become available, a second high-priority DLLP can be transmitted.

Table 8-2 charts how, for the various options, an updateFC is triggered. This example is for a traffic stream of back-to-back 256-byte Posted TLPs, where the maximum Posted Header credit is 10 and the maximum Posted Payload credit is 72. Recall that a 256-byte Payload requires 16 credits (1 credit per 16 bytes); therefore, each TLP in this case consumes 1 Header and 16 Payload credits.

Table 8-2. UpdateFC Options

Example	Running Credit Consumed/Total for Header and Payload	25% Remains Triggers at 2 Header / 18 Payload	50% Remains Triggers at 5 Header / 36 Payload	75% Remains Triggers at 7 Header / 54 Payload	100% Remains = ASAP
TLP0	9/10, 56/72	_	_	_	updateFC
TLP1	8/10, 40/72	_	_	updateFC	updateFC
TLP2	7/10, 24/72	_	updateFC	_	updateFC
TLP3	6/10, 6/72	updateFC	_	updateFC	updateFC

8.3.3 Unidirectional DLLP Policies

For unidirectional traffic, the PEX 8548 DLLP policies allow the most-frequent DLLPs, because the DLLPs do not interfere with the TLPs. Recall that DLLPs flow in the opposite direction of TLPs.

The PEX 8548 can transmit a DLLP ACK almost immediately upon receiving and verifying a TLP. A faster ACK results in fast transmitter de-allocation of the TLP, and can therefore allow a shallow TLP Replay buffer. The default values can be overwritten to increase or decrease the ACK DLLP rate. For unidirectional traffic, a small number (*such as* 1) is recommended. The ACK Latency Timer can be programmed in the ACK Transmission Latency Limit register (offset 1F8h[9:8, 7:0]), where the value represents the number of symbol times before transmitting an ACK.

Note: The smallest ACK Transmission Latency Timer value programmed should be 1. Programming a value of 0 has unpredictable results.

Similar to the ACK programmability, the PEX 8548 can immediately transmit an updateFC after receiving only the TLP Header. By transmitting an updateFC earlier, the total credit advertised can be minimized. For overly large Payloads (*such as* 1,024 bytes), the PEX 8548 resources should not be reserved more than necessary, unless actually needed. By programming fewer credits and having a fast updateFC policy, the system does not run out of credits and the PEX 8548 does not waste buffer space on reservations that do not arrive. Set the updateFC policy for unidirectional traffic to 100%. Set the credits to be sufficient to allow 3 to 4 TLPs.

8.4 Adjusting Ingress Resources

There is a finite amount of RAM storage available to each station. The storage is used up by credit advertisement and TLP storage. The credit advertisement is programmable, although the default values should be optimal for most applications. The TLP storage is comprised of the number of TLPs that have arrived, but have not yet been forwarded to, and acknowledged by, the next PCI Express device.

RAM storage algorithms work in this way. As previously mentioned, RAM storage inside the PEX 8548 has a finite number of entries (1 TLP = 1 Entry). Additionally, the available number of entries in the RAM are shared by all available ports. Furthermore, each port can support three different types of traffic (Posted, Non-Posted, and Completions). For every port, TLP entries are used by all three types of traffic. These entries remain occupied and unavailable, until released. The TLP entries are released only after the receiver has acknowledged to the sender the arrival of the TLP. The TLP must arrive with no errors, per ACK/NAK policy. The number of entries assigned to each Traffic Class for every port is controlled with credit allocation. There is a trade-off between the number of entries that are *reserved* for a particular traffic class/port combination, perhaps more for one combination than another (initial credit), and the number of entries that are available on a first-come, first-served basis (general credit pool).

This analogy applies to the PEX 8548' RAM storage. The reservations are initial credit allocations for the three TLP types. The general tables are the common credit pool, and the time the table is occupied is the wait for ACK. Each of these topics is addressed in further detail in the sections that follow.

8.4.1 Initial Credit Allocation

The PEX 8548 default amount of advertised credit depends upon the strapped port width (not the negotiated port width). Table 8-3 illustrates the initial credit for port configurations, and defines the advertised initFC DLLP values.

The values listed in Table 8-3 can be changed before the initial advertisement by serial EEPROM or I²C. Take care to ensure that more credit is not advertised than there are available resources on the PEX 8548. The total credit advertised **per station** must follow these rules:

- 1. Sum of all Header credits totals 184 or less.
- 2. Sum of all Payload credit totals:
 - 992 or less for one x16 port strapping
 - 864 or less for two x8 port strapping (refer to Note)
 - 736 or less for one x8, two x4 port strapping

Note: When there are more ports in the station, 128 credits per port must be set aside, to handle possible worst case error conditions. This results in slightly smaller total available resources.

Per the *PCI Express Base r1.1*, the minimum initial credit must be sufficient to meet the credit requirement of a Maximum Payload Size. For the PEX 8548, the minimum initial Payload credit programmed must be at least eight more than the *PCI Express Base r1.1* minimum:

Minimum Payload Credit = 8 + Payload Credit of Maximum Payload Size TLP

Table 8-3.	initiai	Creatt for	Port	Configurations
------------	---------	------------	------	----------------

Strapped Port Width	Posted Header	Posted Payload	Non-Posted Header	Non-Posted Payload	Completion Header	Completion Payload
x16	22	128	8	0 (Infinite)	21	128
x8	13	128	8	0 (Infinite)	12	128
x4	9	72	8	0 (Infinite)	8	72

8.4.2 Common Credit Pool

The PEX 8548 default credit values are optimal for most applications, to maintain back-to-back TLP traffic indefinitely, without running out of credit. After the initial credit is exhausted, more resources are automatically made available, to maintain the initial credit allotment. These additional resources are not reserved ahead of time, and can be used for any TLP type – Posted, Non-Posted, or Completion (P, NP, or Cpl, respectively). Because the Port and TLP type are not pre-specified, these extra resources are termed a *common credit pool*. There is a common credit pool for both Header and Payload credit.

The common Header pool is what remains after subtracting the advertised Header credits for each TLP type and for each port in the station, from the total Header space of **184** credits.

The common Payload pool is what remains after subtracting the Payload credits for each type [Posted and Completion (CPLD)] for each port in the station, from the total Payload space of **992** (one port in a station), **884** (two ports in a station), or **736** (three ports in a station).

A larger common pool allows the most flexibility in handling all possible instantaneous traffic streams, without back-pressuring ingress flows. The default values of the initial credits for the different port configurations are selected to meet the criteria of sufficient credit to sustain uninterrupted traffic, while maintaining a large common pool.

8.4.3 Wait for ACK

Once a TLP arrives, it remains in the PEX 8548, until it is no longer required. The TLP can quickly egress the PEX 8548; however, until an ACK is received, stating that the TLP was correctly received, each TLP must remain in the PEX 8548 and be ready to be resent multiple times. While on the PEX 8548, the TLP continues to use the common pool resources.

The *PCI Express Base r1.1* recommends sending an ACK within the approximate time it takes to send 1.5 to 3 Maximum Payload Size TLPs. It does not suggest that smaller TLPs obtain faster ACKs. This data book describes how the PEX 8548 sends an ACK. However, the PEX 8548 has no way of knowing its link partner's ACK policy.

To minimize the amount of TLPs stored on the PEX 8548 while waiting for an ACK, follow these procedures:

- Avoid traffic patterns where a large amount of back-to-back TLP bytes go from a wide link to a single narrow link, because the narrow link can only forward the TLPs at a fraction of the ingress rate. For example, if a 4-KB MRd of is transmitted upstream from a x1 port and the upstream port is x16, the x16 port transmits a 4-KB CPLD 16 times faster than the Requester can receive the data. If the Requester transmits many of these MRd requests, overly large amounts of CPLD data that require storage on the PEX 8548 quickly accumulate.
- If there are many small TLPs, check whether the PEX 8548's ACK response time can be reduced from the *PCI Express Base r1.1* guidelines.
- Space the TLP pattern, rather than a burst of many back-to-back TLPs followed by a long stall, to even the distribution and accommodate a fixed ACK Transmission Latency Timer.

January, 2008 Latency

8.5 Latency

Latency is the length of time it takes to proceed from one event to another. There are numerous measures of latency. Perhaps the most common is the Start TLP-to-Start TLP (STP-to-STP) latency of TLPs, by way of the PEX 8548. Figure 8-5 illustrates the STP-to-STP latency for a x16 port on the PEX 8548.

Figure 8-5, Figure 8-6, and Figure 8-7 illustrate average and minimum latencies for x16 to x16, x8, and x4, respectively. As expected with a Cut-Thru algorithm, latency is basically constant for all Payload sizes. The minimum latency for all the above is 110 ns. The average numbers are sustained latency over 500 back-to-back TLPs. The x8 average is a little higher than 110 ns, because there is a small wait to acquire egress resources (they are shared for x8). The x4 average is higher because a x4 port must wait longer, on average, to arrive at shared egress resources.

In Figure 8-6, latency is constant, as expected, for x8 to x8 and x8 to x4. The x8 to x16 configuration must store a portion of the packet before forwarding, because x16 can drain twice as fast as x8 can fill it. This one-half TLP store-and-forward effectively allows the latency to linearly increase with the Payload Size. The latency increase looks exponential only because the Payload Size on the X axis is exponential. Again, average latencies are more than minimum, due to the random TDM hit. The minimum x8 to x8 latency is 114 ns, the minimum x8 to x4 latency is 122 ns.

In Figure 8-7, the x4 to x4 latency is constant 134 ns. The x4 to x8 and x4 to x16 latency increases linearly with Payload, because one-half or three-quarters of the packet must be stored before being forwarded.




Figure 8-5. x16 Latency

Performance Metrics PLX Technology, Inc.

Figure 8-6. x8 Latency





Figure 8-7. x4 Latency



January, 2008 Host-Centric Latency

8.5.1 Host-Centric Latency

Host-centric traffic flows only to or from the host. Host-centric latency depends upon the number of active streams. If there is only one active stream, or if the total host bandwidth is greater than or equal to the sum of all traffic streams, the latency graphs illustrated in Figure 8-5, Figure 8-6, and Figure 8-7 apply to well-balanced traffic.

However, if there is more traffic than an upstream host can sink, there can be congestion while the TLPs all try to use the limited host bandwidth. The latencies in that case depend upon the level of traffic congestion. In this case, host bandwidth is at 100%; however, the total downstream bandwidth is more than the host bandwidth, and latencies continue to increase until the congestion eases.

Another case of increased latency is if the host serially sends large chunks of traffic to one downstream port and then another downstream port. Suppose the upstream port is x8 and the downstream ports are both x4. It seems that there should not be a latency build-up because the bandwidth matches, and remains true, over a long period of time. However, unless the host can interleave the destinations, one destination must wait until the host completes transmitting traffic to the other destination, before it is allowed a turn. This can significantly increase round-trip Read latency.

For example, suppose that one downstream port transmits 16, 4-KB MRd requests upstream. Those Read requests represent 64 KB of data. If the upstream port is x8 and the downstream port is x4, then the Read Completions back up into the PEX 8548, perhaps all the way to the Root Complex. Suppose another downstream port has only one, 1-KB MRd request upstream. For many Root Complexes, this one Read request from the second device must wait for the 16 MRd requests from the first device to complete before being serviced. The PEX 8548 buffer is approximately 10 KB; therefore, the second downstream device must wait for 64-10 KB to transmit across a x4 link before receiving its own Completion. 54 KB on x4 takes about 48 μs, which significantly increases latency.

8.5.2 Peer-to-Peer Latency

Peer-to-peer latencies match the graphs illustrated in Figure 8-5, Figure 8-6, and Figure 8-7 when there is no congestion. The PEX 8548 has the same latency, regardless of whether the traffic is host-centric or peer-to-peer. Latency is constant in the non-congested case, no matter the source nor destination port, if the source port has the same or greater bandwidth than the destination port.

The discussion for host-centric traffic applies to all ports for peer-to-peer. It is recommended that there be a method outside the scope of this data book for balancing traffic flow for peer-to-peer applications.

8.5.3 Other Latency Measurements

In addition to STP-to-STP latency, there are other latencies to consider. Table 8-4 illustrates various best-case latencies for a x16 link. Transmitted DLLPs can be required to wait for a TLP. DLLP policies can prevent sending a DLLP for a time period longer than the best case.

Table 8-4. Best Case Latencies for x16 Links

Latency Type	Latency (ns)
STP into updateFC Out	140
STP -> END into ACK Out	88
UpdateFC into STP Out	104

8.6 Queuing Options

On-chip queuing will not exist only in balanced bandwidth scenarios where the total ingress bandwidth is less than or equal to the egress bandwidth. In the common case, where the total ingress bandwidth is greater than the egress bandwidth, queues will develop on the PEX 8548. The PEX 8548 provides two alternatives for where to locate that queuing – Destination queue and Source queue.

8.6.1 Destination Queue

The default behavior is for all queues to develop at the destination port. If TLPs are arriving from four sources to a common destination port, the TLPs are scheduled according to First-In, First-Out (FIFO). If all four flows are equally active, the TLPs naturally interleave as:

However, if a port is unusually busy while the others are not, the output might be similar to:

In this case, the other ports must wait for the earlier Port 1 traffic to complete before they can progress.

Note: For the queuing examples provided in this chapter, "Port 1" indicates "first port, not the port physically identified as Port 1.

January, 2008 Source Queue

8.6.2 Source Queue

There may be applications that require deterministic bounded latency for a few ports, while the latency for other ports is not as important. For those applications, source queuing can be enabled.

Source queuing limits the Destination queue depth. When the Destination queue reaches the maximum depth, any subsequent TLPs targeting that port are not forwarded; rather they queue up in a per-Source-Port-based queue. The Source-Port queue does not forward TLPs until the Destination queue drops to a low watermark threshold, upon which TLP forwarding is re-enabled.

Note: A Source Port queue, that cannot forward to a Destination queue, blocks all subsequent TLPs arriving in that same source port, although the target port is a different destination.

The **Port Egress TLP Threshold** register (offset F10h) controls the maximum and minimum queue depths. (Refer to Table 8-5.) The Upper TLP Count is the number of TLPs that can be queued in the Destination queue. The Lower TLP Count is the number of TLPs to which the destination queue must drop after reaching saturation, before re-enabling TLP forwarding.

In the example provided in Section 8.6.1, with Port 1 turning On earlier than the other ports, by setting the destination Upper TLP Count to 6 and the Lower TLP Count to 4, the worst case that Port 2, 3, or 4 would be required to wait is for six Port 1 TLPs before being forwarded.

To avoid unnecessary idles on the destination link, the smallest value for the Upper TLP Count must be 4 for x16, 2 for x8, and 2 for x4. The corresponding value for the Lower TLP Count must be 3, 1, and 1, respectively.

Table 8-5. Port Egress TLP Threshold Register Port Lower and Upper TLP Counts (Offset F10h)

Bit(s)	Name	Description
10:0	Port Lower TLP Count	When Source Scheduling is disabled due to threshold, Source Scheduling is re-enabled when the Port TLP Count goes below this threshold.
26:16	Port Upper TLP Count	When the Port TLP Count is greater than or equal to this value, the Source Scheduler disables TLP Scheduling to this egress port.

Note: Bits not identified in Table 8-5 are reserved.

Performance Metrics PLX Technology, Inc.

THIS PAGE INTENTIONALLY LEFT BLANK.

PIX.

Chapter 9 Device Layers

9.1 Data Flow Through

The PEX 8548 uses packets to transfer data between linked devices and to communicate information between all levels in the system, from the Root device to the Endpoint device. Packets are formed in the Transaction and Data Link Layers, to carry the information from the transmitting device to the receiving device. As the transmitted packets flow through the other layers, the packets are extended with additional information necessary to handle packets at those layers. At the receiving side, the reverse process occurs, and packets are transformed from their Physical Layer representation to the Data Link Layer representation, and finally (for TLPs) to the form that is processed by the TL of the receiving device. Figure 9-1 illustrates the conceptual flow of transaction-level packet information through the layers of each port.

The Transaction, Data Link, and Physical Layers and their functions (illustrated in Figure 9-1) are implemented by the PEX 8548, in accordance with *PCI Express Base r1.1* requirements. The details of each layer are described in the following sections.




Figure 9-1. PEX 8548 Data Formation and Flow Through (Per Station)

9.2 Physical Layer

The Physical Layer (PHY) is responsible for converting information received from the DLL into an appropriate serialized format and transmitting it across the PCI Express link. The PHY also receives the serialized input from the SerDes, converts it to parallel data (internal Data Bus), then writes it to the TLC Ingress buffer.

The Physical Layer includes all circuitry for PCI Express Link interface operation, including:

- Driver and input buffers
- Parallel-to-serial and serial-to-parallel conversion
- · PLLs and clock circuitry
- · Impedance matching circuitry
- Interface initialization and maintenance functions

The PHY module interfaces to the PCI Express lanes and implements the PHY Layer functions. The number of ports per station can vary from one to three, with a cumulative lane bandwidth of x16 on each station. PHY functions include:

- SerDes modules, which provide all functions required by the PCI Express Base r1.1
- User-configurable port division
- x1, x2, x4, x8, and x16 link widths supported
- · Hardware link training and initialization
- Hardware detection of polarity reversal
- · Hardware detection of lane reversal
- Data scrambling/de-scrambling and 8b/10b encode/decode
- · Packet framing
- Loopback Master and Slave support
- Programmable test pattern with SKIP Ordered-Set insertion and return data checking
- Receiver error checking (packet framing, disparity, and symbol encoding)
- Run-on TLP check Receive error flagged if number of beats received exceed the programmed MPS
- Checks and removes DLLP and TLP LCRC
- Link state Power Management Supports L0, L0s, L1, L2/L3 Ready, and L3
- Supports cross-linked upstream port and downstream ports
- Sequential packets are transmitted on consecutive lanes

9.2.1 PHY Status and Command Registers

The PHY operating conditions are defined in Section 13.16.2, "Device-Specific Registers – Physical Layer." The system host can track the Link operating status and re-configure Link parameters, by way of these registers.

9.2.2 Hardware Link Interface Configuration

The PHY can include up to 48 integrated Serializer and De-serializer (SerDes) modules on each station. which are distributed among four quads (0, 1, 2, and 3) and provide the PCI Express hardware interface lanes. (Refer to Table 9-2, which lists the relationship of the SerDes modules and quads to the stations and 48 lanes). The SerDes modules also provide all physical communication controls and functions required by the *PCI Express Base r1.1*, as well as the Links (clustered into Ports) that connect the PEX 8548 to other PCI Express devices.

The number of ports, number of lanes per port, and the SerDes connected to those ports (the numbers within [brackets]) that the PEX 8548 supports is configurable, as defined in Table 9-1. Initial port configuration is determined by Strapped signal balls, serial EEPROM, or auto link-width negotiation. After the switch ports are configured using the port auto-negotiation process, the ports can narrow or widen (by combining multiple adjacent lanes).

Table 9-1. PEX 8548 Port Configurations

Port Configura tionRegister	Station 0 [Lanes/SerDes]/Port ^{a, c}		Station 1 [Lanes/SerDes]/Port ^{a, c}			Station 2 [Lanes/SerDes]/Port ^{a, c}			
Value (Port 0, 8, or 12, Offset 224h[2:0])	Port 0	Port 1	Port 2	Port 8	Port 9	Port 10	Port 12	Port 13	Port 14
0h, 3h, 4h, 5h, 6h, 7h	x8 [0-7]	x4 [8-11]	x4 [12-15]	x8 [16-23]	x4 [24-27]	x4 [28-31]	x8 [32-39]	x4 [40-43]	x4 [44-47]
1h	x16 [0-15]	_b	-	x16 [16-31]	_	_	x16 [32-47]	_	_
2h	x8 [0-7]	x8 [8-15]	-	x8 [16-23]	x8 [24-31]	_	x8 [32-39]	x8 [40-47]	_

- a. The lanes are assigned to each enabled port in sequence, as indicated in [brackets].
- b. Configuration value and port combinations with "-" (no data) are reserved.
- c. Refer to Table 9-2 for an explanation of the default Port/Physical Lane/SerDes Module/Station to SerDes Quad relationship.

Table 9-2. Port/Physical Lane/SerDes Module/Station to SerDes Quad Relationship (Port 0, 8, or 12, Offset 224h[2:0]=0h)

Physical Lanes and SerDes Modules, by Port						
Station	0, Port 0	Station	1, Port 8	Station 2		
Port	Physical Lanes and SerDes Modules	Port	Physical Lanes and SerDes Modules	Port	Physical Lanes and SerDes Modules	SerDes Quad
0	0-3	8	16-19	12	32-35	0
U	4-7	0	20-23	12	36-39	1
1	8-11	9	24-27	13	40-43	2
2	12-15	10	28-31	14	44-47	3

January, 2008 Data Link Layer

9.3 Data Link Layer

The Data Link Layer (DLL) primary responsibilities include link management and data integrity, including error detection and correction. The DLL transmission side accepts TLPs assembled by the TL, applies a TLP Sequence Number and calculates and applies a 32-bit Link CRC DWord (LCRC) that is appended to the combined field. The combined Link Packet is submitted to Physical Layer for transmission across the link. The receiving Data Link Layer is responsible for checking the integrity of received TLPs and submitting these TLPs to the TL for further processing. Upon detection of TLP error(s), this layer is responsible for requesting TLP re-transmission until information is correctly received, or the link is determined to have failed.

9.3.1 Data Link Layer Packet

The Data Link Layer also generates and consumes packets used for Link management functions. To differentiate these packets from the TLPs used by the Transaction Layer, the term *Data Link Layer Packet (DLLP)* is used when referring to packets generated and consumed at the Data Link Layer. The rules governing the identification and formation of these packets are defined in the *PCI Express Base r1.1*, Section 3.4.1.

9.3.1.1 DLLP Ingress

The DLLP ingress module is responsible for receiving DLLPs from the Physical Layer, decoding the packet, and responding appropriately. If the DLLP is carrying FC information, the 32-bit data is given to the TL along with a strobe during the receiving port's time slot. Other DLLPs are handled within the DLL logic. Certain DLLPs (*such as* Power Management) cause interaction with logic outside the DLL. A 16-bit CRC is performed on all received DLLPs. DLLPs failing CRC checking are ignored.

Initialization FC DLLPs are decoded and used to update the Credit Counters. After the FC Initialization procedure is complete, the initial FC values are communicated to the TL. Updated FC DLLPs are immediately communicated to the TL.

The DLLP ingress logic receives TLPs from the Physical Layer and checks the CRC and Sequence Number. If these data integrity checks pass, the TLP is then stripped of the CRC and Sequence Number, aligned to the 128-bit data width, aligned with a time slot, and then passed to the TL. When the DLLP egress block receives an ACK/NAK (Acknowledge/Not Acknowledge) Request word from the DLL's TLP Ingress block, it converts the word into a properly formatted ACK or NAK DLLP, which is then conveyed to the TL. If a NAK is received, the TLP egress module schedules the specified packet for retransmission and increments the Replay Count for that port.

9.3.1.2 DLLP Egress

The DLLP egress block allows the TL to schedule FC DLLPs for transmission by writing the credit information into the FC Update register array.

DLLPs are also scheduled for egress by the Power Management block, by writing its DLLP information into the DLLP Egress FIFO. ACK and NAK DLLPs are scheduled when received from the TLP ingress block.

On a per-port basis, several sources can schedule DLLPs for transmission:

- TLP acknowledgements
- · Power Management block
- Flow Control updates
- DLL's TLP Ingress block

The DLLP Egress FIFO uses a Request/ACK handshake to arbitrate between the Write sources. That arbitration scheme is referred to as *Round-Robin*. A NAK is issued if the FIFO is full. The Write into the Egress FIFO occurs when both Request and ACK are asserted.

The FC Update DLLP requests bypass the FIFO. This allows the TL to collapse flow credit information. Flow credit information is collapsed when the TL writes new information into the FC Credit Limit registers before the older data is transmitted across the link.

In addition to the collapse function, the FC Update Timers are also located herein. If an FC register contains valid data and is not updated with new data before the timer expires, that register's data is retransmitted (each updated FC Update register set includes an associated timer). The timer schedules FC Update DLLPs for retransmission when the link is in the L0s (low-power) or L0 Link PM state.

9.3.2 Packet Arbiter

The Packet Arbiter logic determines what type of packet to transmit, on a per-port basis, and arbitrates between the DLLPs and TLPs. The TLP request is a single signal that asserts when a TLP is scheduled for transmission. The DLLP request is a 4-bit bus that asserts the msb when a DLLP is scheduled for transmission. The lower three bits encode the type of DLLP, as defined in Table 9-3.

The priority implemented by the Packet Arbiter is specified in the *PCI Express Base r1.1*, Section 3.5.2.1.

Table 9-3.	DIIP	Type	Encoding

DLLP Encoding	DLLP Type
000ь	NAK
001b	ACK
010b	Init FC
011b	FC Update
100b	Power Management
101b	Vendor-Specific
110b, 111b	Reserved

January, 2008 Transaction Layer

9.4 Transaction Layer

The Transaction Layer (TL) assembles and disassembles TLPs. TLPs are used to communicate transactions, *such as* Read and Write, as well as certain types of events. The TL is also responsible for managing credit-based FC for TLPs. The TL supports the four address spaces defined in Table 9-4.

Table 9-4. Address Spaces Support Differing Transaction Types

Address Space	Transaction Types	Transaction Functions
Configuration		Device configuration or setup
Input/Output	Read/Write	Transfers data from/to an I/O space
Memory		Transfers data from/to a memory location
Message	Baseline/Virtual Wires	General-purpose messages Event signaling (status, interrupts, and so forth)

Message space is added to PCI Express, and is used to support PCI Express sideband signals *such as* interrupts, Power Management requests, and so forth. PCI Express Message transactions are considered *virtual wires* that support *virtual pins*. As virtual wires, Assert and De-assert messages are sent when a triggering event changes the state of the wire.

All Request packets requiring a Response packet are implemented as Split Transactions. Each packet has a unique identifier that enables Response packets to be directed to the correct originator. The packet format supports various forms of addressing, depending upon the transaction type – *Memory, I/O, Configuration*, or *Message*.

TL functions include:

- Decoding and checking rules for the incoming TLP
- Memory-Mapped CSR access
- Checking incoming packets for malformed or unsupported packets
- Data Poisoning and end-to-end data integrity detection
- ECRC checking of incoming packets
- Error logging and reporting for incoming packets
- TLP packet dispatching
- Write control to the packet RAM and packet link list RAM
- Destination lookup and TC-VC mapping
- Shadow CSR registers for AMCAM/BusNoCAM/TC-VC mapping
- Message Signaled Interrupt or INTx generation
- · Credit-based scheduling
- Pipelined full Split Transaction protocol
- PCI/PCI-X-compatible ordering
- Interrupt handling (INTx or Message Signal Interrupt)
- Power Management support
- Hot Plug and PCI Express Hot Plug support
- Link State event support
- · QoS support
- Ordering
- Ingress and Egress credit management

Device Layers PLX Technology, Inc.

The hardware functions provided by the PEX 8548 to implement *PCI Express Base r1.1* TL requirements are illustrated in Figure 9-2. The blocks provide a combination of Ingress and Egress control, as well as the data management at each stage in the flow sequence.




Figure 9-2. TL Controller

9.4.1 Virtual Channel and Traffic Classes

The PEX 8548 supports one Virtual Channel (VC0) and eight Traffic Classes (TC[7:0]). VC0 and TC0 are required by the *PCI Express Base r1.1*, and configured at device start-up.

9.4.2 TL Transmit/Egress Protocol

The egress side TL receives TLP information from the internal fabric and makes a decision, based upon credit and ordering, regarding which TLP to send next from an Egress port.

The PEX 8548 implements the *PCI Express Base r1.1*-specified Flow Control (FC) protocol, which ensures that it does not transmit a TLP over a link to a remote receiver unless the receiving device contains sufficient Buffer space to accommodate the packet. This flow control is automatically managed by the hardware and is transparent to software. Software is used only to enable additional buffers, to supplement the initial default buffer assignment.

9.4.2.1 Headers

The Headers contain three or four DWords that can include the following:

- Address/Routing 32 or 64 bits
- TLP Type
- · Transfer Size
 - Write requests = Total outgoing DWords
 - Read requests = Requested DWords from Completer
- Requester ID or Completer ID
- Tag Used to identify a completion TLP
- · Traffic Class
- · Byte Enables
- · Completion status
- Digest One bit indicating ECRC presence
- Attributes

9.4.2.2 Data Payloads

The Data Payloads are variable length with a maximum of 1,024 bytes, as defined by the *Maximum Payload Size* field (available sizes are 128, 256, 512, and 1,024, depending upon the number of ports used). Read requests do not include a Data Payload.

Note: Refer to the **Device Control** register Maximum Payload Size field (offset 70h[7:5]) for Maximum Payload Size port limitations.

9.4.2.3 End-to-End Cyclic Redundancy Check

End-to-end Cyclic Redundancy Check (ECRC) is an optional 32-bit field appended to the end of the outgoing packet. ECRC is calculated over the entire packet, starting with the Header and including the Data Payload, except for the *EP* bit and bit 0 of the *Type* field, which are always considered to be a value of 1 for ECRC calculations. The *ECRC* field is transmitted, unchanged, as it moves through the fabric to the completer device. The PEX 8548 checks the ECRC on all incoming TLPs if enabled, and can optionally report detected errors. [When the ECRC is detected, the **Uncorrectable Error Status** register *ECRC Error Status* bit (offset FB8h[19]) can be used to log ECRC errors.] Additionally, the PEX 8548 can optionally append ECRC to the end of internally generated TLPs, *such as* Interrupt and Error messages, if enabled.

9.4.3 TL Receive/Ingress Protocol

The ingress side TL collects and stores inbound TLP traffic in the packet RAM. The incoming data is checked for ECRC errors, valid type field, length matching the Header *Transfer Size* field, and other TLP-specific errors defined by the *PCI Express Base r1.1*.

Header and Data Payload information is forwarded to the Source Scheduler, to be routed across the internal fabric, to the Egress port. When CRC errors are detected, the packet is discarded.

9.4.4 Flow Control Protocol

The PEX 8548 implements Flow Control (FC) protocol that ensures it does not transmit a TLP over a link to a remote Receiver, unless the receiving device has sufficient VC Buffer space to accommodate the packet. This FC is automatically managed by the hardware and is transparent to software. Software is used only to enable additional buffers, to supplement the initial default buffer assignment.

The initial default FC DLLP buffers, which are enabled after link training, allow TLP traffic immediately following the link training. The Configuration transactions are the first transactions to use the default VC buffers to set up the initial device operating modes and capabilities.

The TL Egress Credit Unit transmits DLL packets, called *FC packets*, that update the FC to the transmitter device on a periodic basis. The updated DLLPs contain FC credit information that updates the transmitter regarding the amount of available buffer space in the receiver VC buffer. The transmitter tracks this information and transmits TLPs only when it perceives that the remote receiver contains sufficient Buffer space to accept the transmitted TLPs.

PI CHNOLOGY ®

Chapter 10 Serial EEPROM Controller

10.1 Overview

The PEX 8548 provides an interface to SPI (Serial Peripheral Interface)-compatible serial EEPROMs. This interface consists of a Chip Select, Clock, Write Data, and Read Data balls, and operates at a programmable frequency of up to 17.86 MHz. The PEX 8548 supports up to a 16-MB serial EEPROM, utilizing 1-, 2-, or 3-byte addressing. The PEX 8548 automatically determines the appropriate addressing mode.

The primary function of the Serial EEPROM Controller is to allow access to non-volatile memory from the PEX 8548. This is accomplished using two different methods:

- The first method of access to a serial EEPROM device is during initialization. When a serial EEPROM device is connected to the PEX 8548, during initialization, the Serial EEPROM Controller reads data from the serial EEPROM to be used to update the default values of registers within the PEX 8548.
- The second method of access is controlled by software initiating a Read or Write Request to the serial EEPROM, to store or retrieve other data.

The on-chip Serial EEPROM Controller is integrated into the PEX 8548, as illustrated in Figure 10-1. The controller performs a serial EEPROM download when the following conditions exist:

- Serial EEPROM is present, and
- Validation signature (first byte read from the serial EEPROM) value is 5Ah, and
- One of the following events occur:
 - PEX_PERST# is returned High, following a Fundamental Reset (such as, a Cold or Warm Reset)
 - Hot Reset is received at the upstream port [downloading upon this event can be optionally disabled, by setting the **Debug Control** register *Disable Serial EEPROM Load on Hot Reset* bit (Port 0, offset 1DCh[17]=1)]
 - Upstream port exits a DL_Down state [downloading upon this event can be optionally disabled, by setting the **Debug Control** register *Upstream Port DL_Down Reset Propagation Disable* bit (Port 0, offset 1DCh[20]=1)]




Figure 10-1. PEX 8548 Serial EEPROM Connections

10.2 Serial EEPROM Data Format

The data in the serial EEPROM is stored in the format defined in Table 10-1. The Validation Signature byte is located in the first address. The Serial EEPROM Controller reads this byte to determine whether a valid serial EEPROM image exists versus a blank image. REG_BYTE_COUNT[15:0] contains the number of bytes of serial EEPROM data to be loaded. It is equal to the number of registers to be loaded times six (6 serial EEPROM bytes per register). For the remaining register-related locations, data is written into a 2-byte address that represents the Configuration register offset and Port Number, and the 4 bytes following are the data loaded for that Configuration register. Only Configuration register data specifically programmed into the serial EEPROM is loaded after the PEX 8548 exits reset.

Table 10-1. Serial EEPROM Data

Location	Value	Description
Oh	5Ah	Validation Signature
1h	-	Reserved
2h	REG BYTE COUNT (LSB)	Configuration register Byte Count (LSB)
3h	REG BYTE COUNT (MSB)	Configuration register Byte Count (MSB)
4h	REGADDR (LSB)	1 st Configuration Register Address (LSB)
5h	REGADDR (MSB)	1 st Configuration Register Address (MSB)
6h	REGDATA (Byte 0)	1 st Configuration Register Data (Byte 0)
7h	REGDATA (Byte 1)	1 st Configuration Register Data (Byte 1)
8h	REGDATA (Byte 2)	1 st Configuration Register Data (Byte 2)
9h	REGDATA (Byte 3)	1 st Configuration Register Data (Byte 3)
Ah	REGADDR (LSB)	2 nd Configuration Register Address (LSB)
Bh	REGADDR (MSB)	2 nd Configuration Register Address (MSB)
Ch	REGDATA (Byte 0)	2 nd Configuration Register Data (Byte 0)
Dh	REGDATA (Byte 1)	2 nd Configuration Register Data (Byte 1)
Eh	REGDATA (Byte 2)	2 nd Configuration Register Data (Byte 2)
Fh	REGDATA (Byte 3)	2 nd Configuration Register Data (Byte 3)
FFFFh	REGDATA (Byte 3)	Last Configuration Register Data (Byte 3)

Table 10-2 defines the Configuration register Address format (REGADDR[15:0] from Table 10-1):

- Bits [9:0] represent bits [11:2] of the Register address
- Bits [15:10] represent the Port Number of the register selected to be programmed by serial EEPROM

The values stored in the serial EEPROM register Address bytes are different from the actual Configuration register address specified when the user writes a register address to the serial EEPROM. To determine what value is stored in the serial EEPROM for the Configuration register address, shift the address value by two bits to the right, then OR the remaining 10 bits with the values listed in Table 10-2, based upon the Port Number to which the address must be programmed.

For example, to load register offset 1F8h to Port 8, shift the address to the right by 2 bits (this becomes 07Eh) and concatenate 0010_00b. The resulting DWord address in the serial EEPROM will be 0010 0000 0111 1110b, which is C7Eh.

Table 10-2. Configuration Register Address Format

Port Number	REGADDR Bits [15:10] Value ^a	Port Identifier
Port 0	0000_00Ь	0000h
Port 1	0000_01b	0400h
Port 2	0000_10b	0800h
Port 8	0010_00b	2000h
Port 9	0010_01b	2400h
Port 10	0010_10b	2800h
Port 12	0100_00b	4000h
Port 13	0100_01b	4400h
Port 14	0100_10b	4800h

a. Encodings not listed are reserved.

10.3 Serial EEPROM Initialization

After the device Reset is de-asserted, the serial EEPROM's internal **Status** register is read to determine whether a serial EEPROM is installed. A pull-up resistor on the EE_DO input produces a value of FFh if a serial EEPROM is not installed. If a serial EEPROM is detected, the first byte (validation signature) is read. If a value of 5Ah is read, it is assumed that the serial EEPROM is programmed for the PEX 8548. The serial EEPROM address width is determined while the first byte is read. If the first byte's value is not 5Ah, the serial EEPROM is blank or programmed with invalid data. In this case, no more data is read from the serial EEPROM. Also, the **Serial EEPROM Status** register *EepAddrWidth* field (Port 0, offset 260h[23:22]) reports a value of 00b (undetermined width). If the *EepAddrWidth* field reports a value of 00b, any subsequent accesses to the serial EEPROM (through the PEX 8548 Serial EEPROM registers) default to a serial EEPROM address width of 1 byte.

If the serial EEPROM contains valid data, the REG_BYTE_COUNT values in Bytes 2 and 3 determine the number of serial EEPROM locations that contain Configuration register addresses and data. Each Configuration register entry consists of two bytes of register Address and four bytes of register Write data. The REG_BYTE_COUNT must be a multiple of 6.

The EE_SK output clock frequency is determined by the **Serial EEPROM Clock Frequency** register *EepFreq[2:0]* field (Port 0, offset 268h[2:0]). The default clock frequency is 1 MHz. At this clock rate, it takes approximately 48 µs per DWORD during Configuration register initialization. For faster loading of large serial EEPROMs that support a faster clock, the first Configuration register load from the serial EEPROM could be to the **Serial EEPROM Clock Frequency** register.

10.4 PCI Express Configuration, Control, and Status Registers

The PCI Express Configuration, Control, and Status registers that can be initialized are discussed in Chapter 13, "Port Registers."

10.5 Serial EEPROM Registers

The serial EEPROM parameters, for the registers (Port 0, offsets 260h through 26Ch) defined in Section 13.16.2, "Device-Specific Registers – Physical Layer," can be changed using the serial EEPROM. It is recommended that the first entry in the serial EEPROM change the value in the Serial EEPROM Clock Frequency register (Port 0, offset 268h) to increase the clock frequency, to reduce the time needed for the remainder of the serial EEPROM load. At the last entry of the serial EEPROM, the Serial EEPROM Status and Control register (Port 0, offset 260h) can be programmed to issue a Write Disable (WRDI) command and enable the write protection of serial EEPROM.

10.6 Serial EEPROM Random Write/Read Access

To access the serial EEPROM, a PCI Express Master uses the following registers:

- Serial EEPROM Status and Control (Port 0, offset 260h)
- Serial EEPROM Data Buffer (Port 0, offset 264h)
- Serial EEPROM 3rd Address Byte (Port 0, offset 26Ch)

The PCI Express Master can only access the serial EEPROM on a DWord basis (4 bytes).

10.6.1 Writing to Serial EEPROM

To write a DWord to the serial EEPROM:

- 1. If the 3rd Address byte (Address bits [23:16]) is needed [when the **Serial EEPROM Status** register *EepAddrWidth* field is set (Port 0, offset 260h[23:22]=11b)], write the value to the *Serial EEPROM* 3rd Address Byte field (Port 0, offset 26Ch[7:0]).
- 2. Write the 32-bit data into the **Serial EEPROM Data Buffer** register (Port 0, offset 264h).
- **3.** Issue a Write Enable instruction to the serial EEPROM (Command = 110b, Set Write Enable Latch), by writing the value 0000_C000h into the **Serial EEPROM Status and Control** register (Port 0, offset 260h).
- 4. Calculate the combined Address and Command value to write into the Serial EEPROM Control register, by combining the serial EEPROM 3-bit Write Data instruction (value 010b) as bits [15:13], together with the serial EEPROM address. Serial EEPROM Address bits [14:2] must be programmed into Serial EEPROM Control register bits [12:0], and serial EEPROM Address bit 15 must be programmed into Serial EEPROM Status register bit 20 (that is, set bit 20 if the serial EEPROM address is in the upper 32 KB of any 64-KB address block within the serial EEPROM). The data in the Serial EEPROM Data Buffer register is written to the serial EEPROM when the Serial EEPROM Status and Control register is written.
- **5.** The serial EEPROM Write operation is complete when a subsequent read of the **Serial EEPROM Status** register bit 18 returns 0. At this time, another serial EEPROM access can be started.
- **6.** Issue a Write Disable instruction to the serial EEPROM (Command = 100b, Reset Write Enable Latch), by writing the value 0000_8000h to the **Serial EEPROM Status and Control** register.

Because each PEX 8548 port and register address value (REGADDR, refer to Section 10.3) and corresponding data value (REGDATA) require 6 bytes of serial EEPROM memory, and the PEX 8548 serial EEPROM interface accesses 4 bytes at a time, two serial EEPROM writes may be needed to store each set of REGADDR (one Word) and REGDATA (one Dword) entries into the serial EEPROM. To avoid overwriting a Word of another set of 6-byte REGADDR and REGDATA values, one of the two Serial EEPROM Writes might need to be a Read-Modify-Write type of operation (preserving one Word read from the serial EEPROM and writing the value back along with a new Word value).

10.6.2 Reading from Serial EEPROM

To read a DWord from the serial EEPROM:

- 1. If the 3rd Address byte (Address bits [23:16]) is needed [when the **Serial EEPROM Status** register *EepAddrWidth* field is set (Port 0, offset 260h[23:22]=11b)], write the value to the *Serial EEPROM* 3rd Address Byte field (Port 0, offset 26Ch[7:0]).
- 2. Calculate and write the combined Address and Command value to write into the Serial EEPROM Control register (Port 0, offset 260h), by combining the serial EEPROM 3-bit Read Data instruction (value 011b) as bits [15:13], together with the serial EEPROM address. Serial EEPROM Address bits [14:2] must be programmed into Serial EEPROM Control register bits [12:0], and serial EEPROM Address bit 15 must be programmed into Serial EEPROM Status register bit 20 (that is, set bit 20 if the serial EEPROM address is in the upper 32 KB of any 64-KB address block within the serial EEPROM).
- **3.** Poll the **Serial EEPROM Status** register until the *EepCmdStatus* bit is cleared (Port 0, offset 260h[18]=0), which signals that the transaction is complete.
- **4.** Read the four bytes of serial EEPROM data from the **Serial EEPROM Data Buffer** register (Port 0, offset 264h).

10.6.3 Programming a Blank Serial EEPROM

The PEX 8548 supports 1-, 2-, or 3-byte serial EEPROM addressing. 8-Kbit to 512-Kbit SPI EEPROMs use 2-byte addressing. The PEX 8548 requires that the first byte in the serial EEPROM must be the value 5Ah (ASCII Z), as a Validation Signature. If the serial EEPROM is blank (such as in a typical production build), or the first byte value is not 5Ah, the PEX 8548 defaults to 1-byte addressing, and cannot be changed to 2-byte (or 3-byte) addressing. To avoid this issue, either the serial EEPROM should be pre-programmed with the first DWord set to 0000_005Ah, or, the serial EEPROM should use 1-byte addressing, which limits the maximum size of the serial EEPROM to 2-Kbit, which allows programming of up to 42 registers. A 2-byte address serial EEPROM that is blank (or corrupted) can be programmed according to the following procedure (when the switch is in 1-Byte Address mode).

To program a blank serial EEPROM:

- 1. Write the value 0000_5A00h into the **Serial EEPROM Data Buffer** register at address [upstream port **BAR0** + 264h].
- **2.** Issue a Write Enable instruction (Command = 110b, Set Write Enable Latch), by writing the value 0000_C000h into the **Serial EEPROM Status and Control** register (Port 0, offset 260h).
- **3.** Copy this data value to serial EEPROM location 0, by writing the value 0000_4000h into the **Serial EEPROM Status and Control** register (Port 0, offset 260h).
- **4.** Write the value 0000_0001h into the **Serial EEPROM Data Buffer** register (Port 0, offset 264h).
- **5.** Issue a Write Enable instruction (Command = 110b, Set Write Enable Latch), by writing the value 0000_C000h into the **Serial EEPROM Status and Control** register (Port 0, offset 260h).
- **6.** Copy this data value to serial EEPROM location 1, by writing the value 0000_4000h into the **Serial EEPROM Status and Control** register (Port 0, offset 260h). At this point, the first four bytes in the EEPROM now contain the value 0000_005Ah.
- 7. Issue a Write Disable instruction (Command = 100b, Reset Write Enable Latch), by writing the value 0000_8000h into the **Serial EEPROM Status and Control** register (Port 0, offset 260h).
- **8.** Reboot the system (to reset the PEX 8548).

The serial EEPROM can now be programmed normally through the PEX 8548.

THIS PAGE INTENTIONALLY LEFT BLANK.



Chapter 11 Hot Plug Support

11.1 Hot Plug Purpose and Capability

Hot Plug capability allows board insertion and extraction from a running system without adversely affecting the system. Boards are typically inserted or extracted to repair faulty boards or re-configure the system without system down time. Hot Plug capability allows systems to isolate faulty boards in the event of a failure. The PEX 8548 includes one Hot Plug Controller per Hot Plug-capable downstream port (Ports 1, 8, and 9).

Note: Ports 0, 2, 10, 12, 13, and 14 do not have a Hot Plug Controller because these ports are not Hot Plug-capable.

11.1.1 Hot Plug Controller Capabilities

- Insertion and removal of PCI Express boards without removing system power
- Board-present and MRL (Manually operated Retention Latch) Sensor signals supported
- Power Indicator and Attention Indicator Output signals controlled
- · Attention Button monitored
- Power fault detection and Faulty board isolation
- Power switch for controlling downstream device power
- Generates PME (Power Management Event) for Hot Plug events in sleeping systems (D3hot Device PM state)
- Presence detect is accomplished through either an in-band SerDes receiver detect mechanism or by using the HP PRSNTx# signal
- Hot Plug interrupts can be sent in-band using INTx or MSI messages, or signaled externally using PEX_INTA#

11.1.2 Hot Plug Port External Signals

The signals for Hot Plug support are defined in Section 3.4.2, "Hot Plug Signals."

11.1.3 Hot Plug Output Signal States for Disabled Hot Plug Slots

When a Hot Plug slot is disabled, the Hot Plug Output balls for that port are in the logic states defined in Table 11-1.

Table 11-1. Hot Plug Outputs for Disabled Hot Plug Slot

Output Signal	Logic	Comments
HP_ATNLEDx#	High	Attention LED is turned Off
HP_CLKENx#	High	Reference Clock is not driven to the slot
HP_PERSTx#	Low	Slot remains in reset
HP_PWRENx#	High	Power Controller is turned Off
HP_PWRLEDx#	High	Power LED is turned Off

Hot Plug Support PLX Technology, Inc.

11.2 PCI Express Capability Registers for Hot Plug

The Hot Plug Configuration, Capability, Command, Status, and Events are described in Section 13.9, "PCI Express Capability Registers." The applicable registers are as follows:

- Slot Capability (offset 7Ch)
- Slot Status and Control (offset 80h)

11.3 Hot Plug Interrupts

Each Hot Plug Controller supports Hot Plug interrupt generation on the following events:

- Attention Button Pressed
- · Power Fault Detected
- MRL Sensor Changed
- Presence Detect Changed
- Command Completed
- Data Link Layer State Changed

Hot Plug interrupts can be signaled by in-band INTx or MSI messages, or by the side-band PEX_INTA# output. Only one interrupt mechanism can be selected, and all Hot Plug ports must use the same mechanism.

INT*x* interrupts are enabled if:

- INTx messages are enabled (PCI Command register Interrupt Disable bit, offset 04h[10]=0) and MSI is disabled (MSI Control register MSI Enable bit, offset 48h[16]=0)
- PEX_INTA# output is disabled [ECC Error Check Disable register Enable PEX_INTA# Ball for Hot Plug or Link State Event bit is cleared (Port 0, offset 1C8h[4]=0)]

PEX INTA# interrupts are enabled if:

- INTx messages are enabled (**PCI Command** register *Interrupt Disable* bit, offset 04h[10]=0) and MSI is disabled (**MSI Control** register *MSI Enable* bit, offset 48h[16]=0)
- PEX_INTA# output is enabled [ECC Error Check Disable register Enable PEX_INTA# Ball for Hot Plug or Link State Event bit is set (Port 0, offset 1C8h[4]=1)]

MSI interrupts are enabled if:

- INTx messages are disabled (PCI Command register Interrupt Disable bit, offset 04h[10]=1), and
- MSI is enabled (MSI Control register MSI Enable bit, offset 48h[16]=1)

Depending upon the downstream Port 1, 8, and/or 9 Device PM state, a Hot Plug event can generate a system interrupt or PME. When a PEX 8548 Hot Plug-capable downstream port is in the D0 Device PM state, Hot Plug events generate a system interrupt; when not in the D0 Device PM state, a PME Interrupt message is generated by Hot Plug events. The **Slot Status** register *Command Completed* bit (offset 80h[20]) does not generate a PME Interrupt message. When the system is in Sleep mode, Hot Plug operation uses PME logic to wake up the system.

11.4 Hot Plug Controller Slot Power-Up/Down Sequence

If a Hot Plug-capable downstream port (Port 1, 8, and/or 9) is enabled, the port's Hot Plug Controller can power-up or power-down the slot. This section describes how this process occurs.

11.4.1 Slot Power-Up Sequence

If Port 1, 8, and/or 9 is connected to a slot, its associated Hot Plug Controller can power up that slot, with or without an external serial EEPROM. Hot Plug Controller sequencing is determined by the states of the following bits:

- **Slot Capability** register *Power Controller Present* bit (offset 7Ch[1])
- **Slot Capability** register *MRL Sensor Present* bit (offset 7Ch[2]) (*MRL* is Manually operated Retention Latch)
- **Slot Control** register *Power Controller Control* bit (offset 80h[10])

and the HP_MRLx# input state, if the *MRL Sensor Present* bit is set to 1. Hot Plug-configurable features are programmable only by the serial EEPROM.

11.4.1.1 Configuring Slot Power-Up Sequence Features with Serial EEPROM

An external serial EEPROM can be used to configure the Hot Plug Controller and Hot Plug outputs. Features can be changed by using the registers defined in Table 11-2. The Hot Plug Controller outputs remain in the default state described in Table 11-1, before the serial EEPROM image is loaded into the device.

After the serial EEPROM image is loaded, the Hot Plug Controller starts a power-up sequence on each slot that has the **Slot Capability** register *Power Controller Present* bit set (offset 7Ch[1]=1) and the **Slot Control** register *Power Controller Control* bit cleared (offset 80h[10]=0).

Table 11-2. Configuring Power-Up Sequence Features with Serial EEPROM

Register Bit	Hot Plug Controller and Hot Plug Output Signal Configurable Features
	The <i>Power Controller Present</i> bit enables or disables the Hot Plug Controller on the PEX 8548 Hot Plug-capable downstream ports.
Power Controller Present (Slot Capability register,	If the <i>Power Controller Present</i> bit is cleared to 0, the Hot Plug Controller is disabled for that slot and a power-up sequence is not executed. The slot remains in the disabled state, as defined in Table 11-1.
offset 7Ch[1])	If the <i>Power Controller Present</i> bit is enabled (set to 1), the Hot Plug Controller powers up the slot when the MRL is closed and the Slot Control register <i>Power Controller Control</i> bit is cleared (offset 80h[10]=0). Otherwise, if the <i>MRL Sensor Present</i> bit is disabled (cleared to 0), the MRL's position has no effect on powering up the slot.
MRL Sensor Present	When enabled (set to 1), the PEX 8548 senses whether the MRL is open or closed for a slot.
(Slot Capability register, offset 7Ch[2])	If this bit is set to 1, the MRL should be Low for power-on for that slot. If this bit is cleared to 0, the MRL position is "don't care" for that slot.
HPC T _{pepv} Delay	This field controls the delay from when HP_PWRENx# is asserted Low, to when power is valid at a slot. (Refer to Section 11.4.1.2.) This register is Read-Only and can be set by serial EEPROM.
(Power Management Hot Plug User Configuration register,	00b = 16 ms (default)
offset 1E0h[4:3])	01b = 32 ms 10b = 64 ms
	10b = 64 ms 11b = 128 ms
HPC T _{pvperl} Delay (Power Management Hot Plug	This bit controls the delay from when Power is valid at the slot, to when HP_PERSTx# are de-asserted High. (Refer to Section 11.4.1.2.)
User Configuration register, offset 1E0h[6])	0 = 20 ms 1 = 100 ms (default)
Attention Indicator Present (Slot Capability register, offset 7Ch[3])	When set to 1, this bit controls whether the HP_ATNLEDx# output for the slot drives out Active-Low. Otherwise, this output is not functional on the slot.
Power Indicator Present (Slot Capability register, offset 7Ch[4])	When set to 1, this bit controls whether the HP_PWRLED <i>x</i> # output for the slot drives out Active-Low. Otherwise, this output is not functional on the slot.

11.4.1.2 Slot Power-Up Sequencing when Power Controller Present Bit Is Set

By default, the *Power Controller Present*, *MRL Sensor Present*, and *Power Controller Control* (when the MRL is open) bits are set to 1. When the serial EEPROM is not present, present but blank, or programmed with default register values, the Hot Plug Controller is initially powered up, the **PCI Express Capability** register *Slot Implemented* bit is set (offset 68h[24]=1), and the PEX 8548 is in the following state:

- **1.** Hot Plug Controller is enabled for Ports 1, 8, and/or 9.
- 2. Slots 1, 8, and/or 9 are enabled to be powered up.
- **3.** Attention LED (HP_ATNLEDx#) and Power LED (HP_PWRLEDx#) are High on the slot chassis.

Immediately after the PEX 8548 exits Reset (PEX_PERST# input goes High), if the downstream Port 1, 8, and/or 9 *MRL Sensor Present* bit is set to 1 (default), the HP_MRLx# input for that slot is sampled. If HP_MRLx# input is enabled and asserted (value of 0), the device clears the *Power Controller Control* bit to 0, to enable slot power-up. If the *Power Controller Control* bit is not cleared, either by initially enabling it (default) and asserting HP_MRLx#, or by programming both the *MRL Sensor Present* and *Power Controller Control* bit values to 0 in the serial EEPROM, the downstream slot is not powered up and remains in the disabled state, as defined in Table 11-1 and illustrated in Figure 11-3.

If a slot's *Power Controller Present* bit is set to 1, and the *Power Controller Control* bit is cleared to 0 (either by initially enabling and asserting HP_MRLx# or by programming the *MRL Sensor Present* and *Power Controller Control* bit values to 0 in the serial EEPROM), the slot starts power-up sequencing with HP_PWRENx# and HP_PWRLEDx# assertion, following PEX_PERST# input de-assertion and serial EEPROM initialization. The serial EEPROM initialization delay is determined by the following:

- Serial EEPROM clock (EE_SK) frequency, programmable through the **Serial EEPROM Clock Frequency** register *EepFreq*[2:0] field (Port 0, offset 268h[2:0])
- Number of registers that are programmed to be initialized by the serial EEPROM

The power-up sequence is as follows:

- 1. The Hot Plug Controller drives HP_PWRLEDx# Low, to turn On the Power Indicator, and drives HP_PWRENx# Low to turn On the external Power Controller.
- 2. After the programmable T_{pepv} time delay following HP_PWRENx# assertion, power to the slot is valid and the Hot Plug Controller drives HP_CLKENx# Low to turn On the Reference Clock (PEX_REFCLKn/p) to the slot. The T_{pepv} time delay is specified by setting the Power Management Hot Plug User Configuration register HPC T_{pepv} Delay field (offset 1E0h[4:3]) to a non-zero value. By default, this field is cleared to 00b, indicating a 16-ms time delay from the time HP_PWRENx# goes Low to power becoming valid at the slot.
- 3. After the programmable T_{pvperl} time delay following HP_CLKENx# assertion, the Hot Plug Controller de-asserts HP_PERSTx# to release slot reset. The T_{pvperl} time delay is specified in the Power Management Hot Plug User Configuration register HPC T_{pvperl} Delay bit (offset 1E0h[6]). By default, this bit is set to 1, indicating a 100-ms delay.

Consideration should be given to the combination of the serial EEPROM clock (EE_SK) frequency [programmable in the **Serial EEPROM Clock Frequency** register *EepFreq[2:0]* field (Port 0, offset 268h[2:0])], along with the number of registers to be initialized by serial EEPROM, as well as any delay for cascaded resets through multiple devices, and allow sufficient margin for devices to be ready for enumeration by the Host.

Hot Plug Support PLX Technology, Inc.

Figure 11-1 illustrates the timing sequence with the *Power Controller Present* bit (offset 7Ch[1]) set to 1. This timing sequence occurs at system power-up, or when a slot is being powered up by the user using software control.

If HP_MRLx# is enabled but not asserted to power-up the slot immediately after reset, HP_MRLx# can be asserted at runtime to start the slot power-up sequence, provided the *MRL Sensor Present* and *Power Controller Present* bits are set (offset 7Ch[2:1]=11b, either by default values when the serial EEPROM is not present or blank, or by programming the serial EEPROM to set these bits), and the *Power Controller Control* bit is cleared (offset 80h[10]=0, either by the programmed serial EEPROM or by software).

Power-up sequencing at runtime is controlled by software clearing the *Power Controller Control* bit in response to an interrupt caused by HP_MRLx# input assertion [if an MRL Sensor is present, and the **Slot Control** register *Hot Plug Interrupt Enable and MRL Sensor Changed Enable* bits are set (offset 80h[5, 2]=11b)], and/or by the user pressing the Attention Button, if enabled [**Slot Control** register *Hot Plug Interrupt Enable and Attention Button Pressed Enable* bits must be set (offset 80h[5, 0]=11b)].

HP_MRLx# and HP_BUTTONx# assertion and de-assertion at runtime are not latched until the 10-ms de-bounce ensures that the state change is stable.




Figure 11-1. Slot Power-Up Timing when Power Controller Present Bit Is Set

Note: $HP_PWRLEDx\#$ is not asserted if the serial EEPROM or I^2C interface clears the Power Indicator Present bit (offset 7Ch[4]) to 0.

11.4.1.3 HP_PERSTx# (Reset) and HP_PWRLEDx# Output Power-Up Sequencing when *Power Controller Present* Bit Is Clear

The HP_PERSTx# and HP_PWRLEDx# outputs can be used without enabling the Hot Plug Power Controller (HP_PWRENx# and HP_CLKENx# outputs and HP_PWRFLTx# input). For example, HP_PERSTx# can be used to reset an on-board downstream device.

If the *Power Controller Present* (offset 7Ch[1]) and *Power Controller Control* (offset 80h[10]) bits are cleared to 0 by the serial EEPROM, HP_PERSTx# is de-asserted (High) and HP_PWRLEDx# is asserted (Low), after the Root Complex PERST# input is de-asserted, as illustrated in Figure 11-2. However, HP_PWRLEDx# is not asserted if the serial EEPROM also cleared the *Power Indicator Present* bit (offset 7Ch[4]) to 0.

If the serial EEPROM is initially blank, causing register default values to be loaded, HP_PERSTx# is asserted and HP_PWRLEDx# is not asserted unless HP_MRLx# is Low. Therefore, if the HP_PERSTx# and/or HP_PWRLEDx# outputs are used [and a Manually operated Retention Latch (MRL) is **not** used], pull HP_MRLx# Low, to allow the outputs to toggle, regardless of whether the serial EEPROM is blank.

HP_PERSTx# can also be toggled at runtime by toggling the *Power Controller Control* bit, provided that either the *Power Controller Present* bit is cleared, or that HP_PERSTx# is initially de-asserted during slot power-up sequencing, as described in Section 11.4.1.2. A value of 1 asserts HP_PERSTx# (Low). A value of 0 de-asserts HP_PERSTx# (High).

Figure 11-2. Hot Plug Outputs when *Power Controller Present* and *Power Controller Control* Bits Are Cleared



Note: $HP_PWRLEDx\#$ is not asserted if the serial EEPROM or I^2C interface clears the Power Indicator Present bit (offset 7Ch[4]) to 0.

Hot Plug Support PLX Technology, Inc.

11.4.1.4 Disabling Power-Up Hot Plug Output Sequencing

If the *Power Controller Control* bit is set to 1, after reset, the HP_PWRENx#, HP_PWRLEDx#, and HP_CLKENx# outputs remain High, and the HP_PERSTx# output remains Low. The HP_PWRENx#, HP_PWRLEDx#, and HP_CLKENx# outputs also remain High if HP_MRLx# is not asserted in the default Hot Plug power-up sequencing described in Section 11.4.1.2. (Refer to Figure 11-3.)

Figure 11-3. Hot Plug Outputs when Power Controller Control Bit Is Set




11.4.2 Slot Power-Down Sequence

Software can power-down slots by setting the *Power Controller Control* bit (offset 80h[10]=1). If the *MRL Sensor Present* bit is set (offset 7Ch[2]=1), the Hot Plug Controller automatically powers down the slot if the MRL is open. Figure 11-4 illustrates the following power-down timing sequence for either event:

- **1.** HP_PERST*x*# to the port is asserted.
- 2. HP_CLKENx# is de-asserted to the slot 100 µs after HP_PERSTx# is asserted.
- **3.** HP_PWREN*x*# is de-asserted to the slot 100 µs after HP_CLKEN*x*# is de-asserted.

Figure 11-4. Hot Plug Automatic Power-Down Sequence



11.5 Hot Plug Board Insertion and Removal Process

Table 11-3 defines the board insertion procedure supported by the PEX 8548. Table 11-4 defines the board removal procedure.

Table 11-3. Hot Plug Board Insertion Process

Operator / Action	Hot Plug Controller	Software
A. Places board in slot.	 Sets <i>Presence Detect State</i> bit to 1. Sets <i>Presence Detect Changed</i> bit to 1. Generates Interrupt message due to Presence Detect change, if enabled. 	Clears Presence Detect Changed bit to 0.
	4. Transmits Interrupt de-assertion message, if enabled.	
B. Locks MRL.	 5. Clears MRL Sensor State bit to 0. 6. Sets MRL Sensor Changed bit to 1. 7. Generates Interrupt message due to MRL Sensor state change, if enabled. 	Clears MRL Sensor Changed bit to 0.
	8. Transmits Interrupt de-assertion message, if enabled.	
C. Presses Attention Button.	9. Sets <i>Attention Button Pressed</i> bit to 1.10. Generates Interrupt message due to Attention Button Pressed event, if enabled.	Clears Attention Button Pressed bit to 0.
	11. Transmits Interrupt de-assertion message, if enabled.	Writes to the Slot Control register <i>Power Indicator Control</i> field, to blink the Power Indicator LED, which indicates that the board is being powered up.
		Continued

Table 11-3. Hot Plug Board Insertion Process (Cont.)

Operator / Action	Hot Plug Controller	Software
D. Power Indicator blinks.	 12. Sets <i>Power Indicator Control</i> field to 10b. 13. Sets <i>Command Completed</i> bit to 1. 14. Generates Interrupt message due to Power Indicator Blink command completion, if enabled. 	Clears Command Completed bit to 0.
	15. Transmits Interrupt de-assertion message, if enabled.	Clears Slot Control register <i>Power Controller Control</i> bit to 0, to turn On power to the port.
	 16. Slot is powered up. 17. After a T_{pepv} delay, sets <i>Command Completed</i> bit to 1. 18. Generates Interrupt message due to Power Turn On command completion, if enabled. 	Clears Command Completed bit to 0.
	19. Transmits Interrupt de-assertion message, if enabled.	Writes to the Slot Control register <i>Power Indicator Control</i> field, to turn On the Power Indicator LED, which indicates that the slot is fully powered On.
E. Power Indicator On.	20. Sets <i>Power Indicator Control</i> field to 01b.21. Transmits Interrupt assertion message due to Power Indicator Turn On command completion, if enabled.	Clears Command Completed bit to 0.
	22. Transmits Interrupt de-assertion message, if enabled.	Software can now read the Link Status register <i>Data Link Layer Link Active</i> bit (offset 78h[29]). A value of 1 in this bit indicates that the board is ready to be used.

Table 11-4. Hot Plug Board Removal Process

Operator / Action	Hot Plug Controller	Software
A. Presses Attention Button.	 Sets Attention Button Pressed bit to 1. Generates Interrupt message due to Attention Button pressed, if enabled. 	Clears Attention Button Pressed bit to 0.
	3. Transmits Interrupt de-assertion message, if enabled.	Writes to the Slot Control register <i>Power Indicator Control</i> field, to blink the Power Indicator LED, which indicates that the board is being powered down.
B. Power Indicator blinks.	 4. Sets <i>Power Indicator Control</i> field to 10b. 5. Sets <i>Command Completed</i> bit to 1. 6. Generates Interrupt message due to Power Indicator Blink command completion, if enabled. 	Clears Command Completed bit to 0.
	7. Transmits Interrupt de-assertion message, if enabled.	Sets Slot Control register <i>Power Controller Control</i> bit to 1, to turn Off power to the port.
C. Power Indicator Off.	8. Slot is powered Off.9. After a 256-ms delay, sets the <i>Command Completed</i> bit to 1.	Clears Rower Indicator Control Fold to 00h
	10. Generates Interrupt message due to Power Turn Off command completion, if enabled.	Clears <i>Power Indicator Control</i> field to 00b, to turn Off the Power Indicator LED, which indicates that the slot is fully powered Off and the board can be removed.
D. Power Indicator Off, board ready to be removed.	11. Clears <i>Power Indicator Control</i> field to 00b.12. Sets <i>Command Completed</i> bit to 1, due to Power Indicator Off command completion.	Clears <i>Command Completed</i> bit to 0.
	Transmits Interrupt de-assertion message, if enabled.	Clears Communa Completea on to 0.
E. Unlocks MRL.	 14. Sets <i>MRL Sensor State</i> bit to 1. 15. Sets <i>MRL Sensor Changed</i> bit to 1. 16. Generates Interrupt message due to MRL Sensor state change, if enabled. 	Clears MRL Sensor Changed bit to 0.
	17. Transmits Interrupt de-assertion message, if enabled.	
F. Removes board from slot.	 18. Clears <i>Presence Detect State</i> bit to 0. 19. Sets <i>Presence Detect Changed</i> bit to 1. 20. Generates Interrupt message due to Presence Detect change, if enabled. 	Clears Presence Detect Changed bit to 0.
	21. Transmits Interrupt de-assertion message, if enabled.	

Hot Plug Support PLX Technology, Inc.

THIS PAGE INTENTIONALLY LEFT BLANK.

PIX.

Chapter 12 Power Management

12.1 Overview

The PEX 8548 Power Management features provide the following services:

- Mechanisms to identify power management capabilities
- Ability to transition into certain power management states
- Notification of the current power management state of each port
- Support for the option to wakeup the system upon a specific event

The PEX 8548 supports hardware-autonomous power management and software-driven D-State power management. The switch also supports the L0s and L1 Link PM states in hardware-autonomous Active State Power Management (ASPM), as well as the L1, L2/L3 Ready, and L3 Link PM states in Conventional PCI-compatible Power Management. D0, D3hot, and D3cold Device PM states are supported in Conventional PCI-compatible Power Management. Because the PEX 8548 does not support Vaux, PME generation from the D3cold Device PM state is *not supported*.

The Power Management module interfaces with a Physical Layer electrical sub-block, to transition the Link state into a low-power state, when the module receives a Power State Change request from a downstream component, or an internal event forces the Link state entry into low-power states in hardware-autonomous ASPM mode. PCI Express Link states are not directly visible to Conventional PCI Bus driver software; however, they are derived from the Power Management state of the components residing on those links.

Figure 12-1 illustrates the PEX 8548 Power Management Controller functional block diagram.




Figure 12-1. Power Management Controller Functional Block Diagram

Note: The PEX 8548 Standard Hot Plug Controllers are available on Ports 1, 8, and 9, when configured as downstream ports.

12.2 Features

- Compliant to the following specifications:
 - PCI Express Base r1.1
 - PCI Power Mgmt. r1.2
- Link Power Management State (L-States)
 - Conventional PCI-compatible Link Power Management L1, L2/L3Ready and L3 (with Vaux *not supported*)
 - Active State Power Management (ASPM) L0s and L1
- Conventional PCI-compatible Device Power Management States (D-States) D0 (D0_uninitialized and D0_active) and D3hot
- Power Management Event (PME) support from D3hot Device PM state
- PME for Hot Plug events
- Forwarding of PME_Turn_Off broadcast messages
- PCI Express Base r1.1-specific Control and Status registers and interrupts

12.3 Power Management Capability

12.3.1 Device Power Management States

The PEX 8548 supports the PCI Express PCI-PM D0 and D3hot Device PM states. The D1 and D2 Device PM states, which are optional in the PCI Express Base r1.1, are **not supported** by the PEX 8548.

The D3hot Device PM state can be entered from the D0 Device PM state, when system software programs the **Power Management Status and Control** register *Power State* field (offset 44h[1:0]=11b) for the appropriate port. The D0_uninitialized Device PM state can be entered from the D3hot Device PM state when the upstream and downstream links are in the L0s Link PM state and system software clears the **Power Management Status and Control** register *Power State* field (offset 44h[1:0]=00b).

12.3.1.1 D0 Device Power Management State

The D0 Device PM state is divided into two distinct sub-states – *uninitialized* and *active*. When power is initially applied to a PCI Express component, it defaults to the D0_uninitialized Device PM state. The component remains in the D0_uninitialized Device PM state until the serial EEPROM load and initial link training completes.

A device enters the D0_active Device PM state when:

- Any single Memory Access Enable occurs
- System software sets any combination of the PCI Command register Bus Master Enable, Memory Access Enable, and/or I/O Access Enable bits (offset 04h[2, 1, and/or 0], respectively)

12.3.1.2 D3hot Device Power Management State

Once in the D3hot Device PM state, the PEX 8548 can later be transitioned into the D3cold Device PM state, by removing power from its host component. Functions that are in the D3hot Device PM state can be transitioned, by software, to the D0_uninitialized Device PM state. When in the D3hot Device PM state, Link State operations cause a PME in the PEX 8548.

Only Type 0 Configuration accesses are allowed in the D3hot Device PM state. Memory and I/O transactions result in an Unsupported Request (UR). Completions flowing in either direction are not affected.

Type 1 transactions toward a PEX 8548 port in the D3hot Device PM state are terminated as Unsupported Requests (UR). Type 0 Configuration transactions complete successfully. When the PEX 8548 upstream port is programmed to the D3hot Device PM state, the port initiates Conventional PCI-PM L1 Link PM state entry.

Power Management PLX Technology, Inc.

12.3.2 Link Power Management States

PEX 8548 components hold their upstream and downstream links in the L0 Link PM state when they are in the standard operational state (Conventional PCI-PM state is in the D0_active Device PM state). ASPM defines a mechanism for components in the D0 Device PM state, to reduce link power by placing their links into a low-power state and instructs the other end of the link to do likewise. This allows hardware-autonomous, dynamic link power reduction beyond what is achievable by software-only-controlled power management. Table 12-1 defines the relationships between the Power state of a component and its upstream link. Table 12-2 defines the relationships between Link Power Management states and power saving actions.

Conventional PCI Power Management, and the L1 and L2/L3 Ready Link PM states are controlled by system software programming the PEX 8548 into the D3hot Device PM state, and subsequently causing the Root Complex to broadcast the PME_Turn_Off message to the downstream hierarchy.

Table 12-1. Relationships between Component Power State and Upstream Link

Downstream Component Device PM State	Permissible Upstream Component Device PM State	Permissible Interconnect Link PM State
D0	D0	L0, L0s, L1 (optional) – Active State Power Management (ASPM).
D3hot	D0 to D3hot	L1, L2/L3 Ready.
D3cold (no Vaux)	D0 to D3cold	L3 (off). Zero power.

Table 12-2. Relationships between Link PM States and Power-Saving Actions

Link PM State	Power-Saving Actions
Tx L0s	PHY Tx Lanes are in a high-impedance state.
Rx L0s	PHY Rx Lanes in a low-power state.
L1	PHY Tx and Rx Lanes are in a low-power state. FC timers are suspended.
L2/L3 Ready	PHY Tx and Rx Lanes are in a low-power state. FC timers are suspended.
L3 (D3cold)	Component is fully powered Off.

12.3.3 PEX 8548 PCI Express Power Management Support

The PEX 8548 supports PCI Express features that are required or important for PCI Express switch Power Management. Table 12-3 lists supported and non-supported features and the register bits/fields used for configuration or activation.

Table 12-3. Supported PCI Express Power Management Capabilities

Regi	Register	Description	Supp	orted
Offset	Bit(s)	- Description	Yes	No
		Power Management Capability (All Ports)	•	
	7:0	Capability ID Set to 01h, indicating that the Capability structure is the PCI Power Management Capability structure.	•	
	15:8	Next Capability Pointer Default 48h points to the Message Signaled Interrupt Capability structure.	~	
	18:16	Version Default 011b indicates compliance with the <i>PCI Power Mgmt. r1.2</i> .	•	
	19	PME Clock Does not apply to PCI Express. Returns 0.		•
40h	21	Device-Specific Initialization Default 0 indicates that Device-Specific Initialization is <i>not</i> required.	~	
	24:22	AUX Current The PEX 8548 does <i>not support</i> PME generation from D3cold; therefore, the serial EEPROM value for this field should be 000b.		•
	25	D1 Support Default value of 0 indicates that the PEX 8548 does <i>not support</i> the D1 Device PM state.		~
	26	D2 Support Default value of 0 indicates that the PEX 8548 does <i>not support</i> the D2 Device PM state.		~
	31:27	PME Support Bits [31, 30, and 27] must be set to 1, to indicate that the PEX 8548 will forward PME messages, as required by the PCI Express Base r1.1.	~	

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Regi	ister	D	Supp	orted
Offset	Bit(s)	Description	Yes	No
		Power Management Status and Control (All Ports)		
		Power State Used to determine the current Device PM state of the port, and to set the port into a new Device PM state.		
	1:0	00b = D0 01b = D1 - <i>Not supported</i> 10b = D2 - <i>Not supported</i> 11b = D3hot	~	
		If software attempts to write an unsupported state to this field, the Write operation completes normally; however, the data is discarded and no state change occurs.		
	3	No Soft Reset	~	
	8	PME Enable 0 = Disables PME generation by the corresponding PEX 8548 port 1 = Enables PME generation by the corresponding PEX 8548 port	•	
44h	12:9	Data Select Initially writable by serial EEPROM and I ² C only ^b . After a Serial EEPROM or I ² C Write occurs to this register, RW for all CSR accesses. Bits [12:9] select the Data and Data Scale registers. 0h = D0 power consumed 3h = D3hot power consumed 4h = D0 power dissipated 7h = D3hot power dissipated RO for hardware auto-configuration.	~	<u></u>
	14:13	Data Scale Writable by serial EEPROM and I ² C only ^b . There are four internal Data Scale registers (one each per Data register – 0, 3, 4 and 7), per port. Bits [12:9], Data Select, select the Data Scale register.	~	-
	15	PME Status 0 = PME is not generated by the corresponding PEX 8548 port ^{aa} 1 = PME is being generated by the corresponding PEX 8548 port	~	

a. Because the PEX 8548 does not consume auxiliary power, this bit is not sticky, and is always cleared to 0 at power-on reset.

b. With no serial EEPROM nor previous I²C programming, reads return 00h for the **Data Scale** and **Data** registers (for all Data Selects).

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Regi	ister		Supp	orted
Offset	Bit(s)	Description	Yes	No
		Power Management Control/Status Bridge Extensions (All Ports)		
	22	B2/B3 Support Reserved Cleared to 0, as required by the PCI Power Mgmt. r1.2.		~
44h	23	Bus Power/Clock Control Enable Reserved Cleared to 0, as required by the PCI Power Mgmt. r1.2.		~
		Power Management Data (All Ports)	1	1.
	31:24	Data Writable by serial EEPROM and I ² C only ^b . There are four internal Data registers per port. Bits [12:9], Data Select, select the Data register.	~	
		Device Capability (All Ports)		
	8:6	Endpoint L0s Acceptable Latency Because the PEX 8548 is a switch and not an endpoint, the PEX 8548 does <i>not support</i> this feature. 000b = Disables the capability		~
	11:9	Endpoint L1 Acceptable Latency Because the PEX 8548 is a switch and not an endpoint, the PEX 8548 does <i>not support</i> this feature. 000b = Disables the capability		V
6Ch	25:18	Captured Slot Power Limit Value (Upstream Port) For the PEX 8548 upstream port, the upper limit on power supplied by the slot is determined by multiplying the value in this field by the value in the <i>Captured Slot Power Limit Scale</i> field. Do not change for the downstream ports.	V	
	27:26	Captured Slot Power Limit Scale (Upstream Port) For the PEX 8548 upstream port, the upper limit on power supplied by the slot is determined by multiplying the value in this field by the value in the Captured Slot Power Limit Value field. 00b = 1.0 01b = 0.1 10b = 0.01 11b = 0.001 Do not change for the downstream ports.	v	

b. With no serial EEPROM nor previous I²C programming, reads return 00h for the **Data Scale** and **Data** registers (for all Data Selects).

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Regi	ster	Decemention	Supp	orted
Offset	Bit(s)	Description		No
		Device Control (All Ports)	1	1
701	10	AUX Power PM Enable Cleared to 0.		V
70h		Device Status (All Ports)		l.
	20	AUX Power Detected Cleared to 0.		~
		Link Capability (All Ports)		
	11:10	Active State Power Management (ASPM) Support Indicates the level of ASPM supported by the port. 00b = Reserved 01b = L0s Link PM state entry is supported 10b = L1 Link PM state entry is supported 11b = L0s and L1 Link PM states are supported	V	
74h	14:12	L0s Exit Latency Indicates the L0s Link PM state exit latency for the given PCI Express link. Value depends upon the Physical Layer Command and Status register N_FTS Value field (offset 220h[15:8]) value. 101b = Corresponding PEX 8548 port L0s Link PM state Exit Latency	~	
	17:15	is 1 μs to less than 2 μs L1 Exit Latency Indicates the L1 Link PM state exit latency for the given PCI Express link. The value reported indicates the length of time the corresponding PEX 8548 port requires to complete the transition from the L1 to L0 Link PM state. 101b = Corresponding PEX 8548 port L1 Link PM state Exit Latency is 16 μs to less than 32 μs	~	
	18	Clock Power Management	~	
		Link Control (All Ports)	1	I
78h	1:0	Active State Power Management (ASPM) 00b = Disables L0s and L1 Link PM state Entries for the corresponding PEX 8548 port ^b 01b = Enables only L0s Link PM state Entry 10b = Enables only L1 Link PM state Entry 11b = Enables both L0s and L1 Link PM state Entries	•	
	8	Clock Power Management Enable The PEX 8548 does <i>not support</i> removal of the Reference Clock in the L1 and L2/L3 Ready Link PM states.		~

b. The port receiver must be capable of entering the LOs Link PM state, regardless of whether the state is disabled.

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Regi	ster	Description	Supp	orted
Offset	Bit(s)	Description		No
		Slot Capability (All Downstream Ports; Upstream Port Always Reads	0)	
	0	Attention Button Present 0 = Attention Button is not implemented 1 = Attention Button is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port Reserved for the upstream port and non-Hot Plug-capable downstream ports.	~	
7Ch	1	Power Controller Present 0 = Power Controller is not implemented 1 = Power Controller is implemented for the slot of the corresponding PEX 8548 Hot Plug-capable downstream port Reserved for the upstream port and non-Hot Plug-capable downstream ports.	~	
	2	MRL Sensor Present 0 = MRL Sensor is not implemented 1 = MRL Sensor is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port Reserved for the upstream port and non-Hot Plug-capable downstream ports.	~	
	3	Attention Indicator Present 0 = Attention Indicator is not implemented 1 = Attention Indicator is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port Reserved for the upstream port and non-Hot Plug-capable downstream ports.	~	

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Register		Description		orted
Offset Bit(s)		Description		No
		Slot Capability (All Downstream Ports; Upstream Port Always Reads 0) (C	Cont.)	
	4	Power Indicator Present 0 = Power Indicator is not implemented 1 = Power Indicator is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port	V	
		Reserved for the upstream port and non-Hot Plug-capable downstream ports.		
	5	Hot Plug Surprise 0 = No device in the corresponding PEX 8548 downstream port slot is removed from the system without prior notification 1 = Device in the corresponding PEX 8548 downstream port slot can be removed from the system without prior notification	V	
		Reserved for the upstream port and non-Hot Plug-capable downstream ports.		
	6	Hot Plug Capable 0 = Corresponding PEX 8548 downstream port slot is not capable of supporting Hot Plug operations 1 = Corresponding PEX 8548 downstream port slot is capable of supporting Hot Plug operations	V	
		Reserved for the upstream port and non-Hot Plug-capable downstream ports.		
7Ch	14:7	V		
	16:15	Slot Power Limit Scale The maximum power supplied by the corresponding PEX 8548 downstream slot is determined by multiplying the value in this field by the value specified in the Slot Power Limit Value field. This field must be implemented if the PCI Express Capability register Slot Implemented bit is set (offset 68h[24]=1, default). Serial EEPROM or I ² C Writes to this register or a Data Link Layer Up event cause the downstream port to send the Set_Slot_Power_Limit message to the device connected to it, so as to convey the Limit value to the downstream device's upstream port Device Capability register Captured Slot Power Limit Value and Captured Slot Power Limit Scale fields. 00b = 1.0x	V	

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Register		Description		Supported	
Offset	Bit(s)	Description		No	
		1	1		
	1	Power Fault Detector Enable 0 = Function is disabled 1 = Enables software notification with a Hot Plug interrupt if the port is in the D0 Device PM state (Power Management Status and Control register Power State field, offset 44h[1:0]=00b), or with a PME message if the port is in the D3hot Device PM state (offset 44h[1:0]=11b), for a Power Fault Detected event on the corresponding PEX 8548 Hot Plug-capable downstream port	~		
		Reserved for the upstream port and non-Hot Plug-capable downstream ports.			
80h	9:8	Power Indicator Control Controls the Power Indicator on the corresponding PEX 8548 downstream port slot. 00b = Reserved - Writes are ignored 01b = Turns On indicator to constant On state 10b = Causes indicator to blink 11b = Turns Off indicator Software must use a Byte or Word Write (and not a DWord Write) to control the HP_PWRLEDx# Output signal. Reads return the corresponding PEX 8548 Hot Plug-capable downstream port Power Indicator's current state. Reserved for the upstream port and non-Hot Plug-capable downstream ports.	V		
	10	Power Controller Control Controls the Power Controller on the corresponding PEX 8548 Hot Plug-capable downstream port slot. 0 = Turns On the Power Controller; requires some delay to be effective 1 = Turns Off the Power Controller Software must use a Byte or Word Write (and not a DWord Write) to control the Power Controller Output signals. Reserved for the upstream port and non-Hot Plug-capable downstream ports.	v		
	17	Power Fault Detected Set to 1 when the Power Controller of the corresponding PEX 8548 Hot Plug-capable downstream port slot detects a Power Fault at the slot. Reserved for the upstream port and non-Hot Plug-capable downstream ports.	~		

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Register Offset Bit(s)		Description		Supported	
				No	
		Power Budget Extended Capability Header (All Ports)			
138h	15:0	PCI Express Extended Capability ID Set to 0004h, as required by the PCI Express Base r1.1.	V		
	19:16	Capability Version Set to 1h, as required by the PCI Express Base r1.1.	~		
	31:20	Next Capability Offset Set to 148h, which addresses the PEX 8548 Virtual Channel Extended Capability structure.	~		
		Data Select (All Ports)			
13Ch	7:0	Data Select Indexes the Power Budget Data reported, by way of eight Power Budget Data registers, and selects the DWord of Power Budget data that appears in each Power Budget Data register. Index values start at 0, to select the first DWord of Power Budget data; subsequent DWords of Power Budget data are selected by increasing index values 1 to 7.			

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Register		Dogovintion	Supported			
Offset Bit(s)		Description	Yes	No		
	Power Budget Data (All Ports)					
		Base Power				
	7:0 Eight registers/port. Specifies (in Watts) the base power value in the operating condition. This value must be multiplied by the Data Scale to produce the actual power consumption value.					
		Data Scale				
		Specifies the scale to apply to the Base Power value. The device power consumption is determined by multiplying the <i>Base Power</i> field contents with the value corresponding to the encoding returned by this field.				
	9:8	00b = 1.0x	~			
		01b = 0.1x				
		10b = 0.01x				
		11b = 0.001x				
	12:10	PM Sub-State	~			
	12.10	000b = Corresponding PEX 8548 port is in the default Power Management sub-state				
		PM State				
	14:13	Current Device Power Management (PM) state.				
		00b = D0 Device PM state	~			
		11b = D3 Device PM state				
140h		All other encodings are <i>reserved</i> .				
		Туре				
		Type of operating condition.				
		000b = PME Auxiliary				
	17:15	001b = Auxiliary	~			
	17.13	010b = Idle				
		011b = Sustained				
		111b = Maximum				
		All other encodings are <i>reserved</i> .				
		Power Rail				
		Power Rail of operating condition.				
		000b = Power 12V				
	20:18	001b = Power 3.3V	~			
		010b = Power 1.8V 111b = Thermal				
		All other encodings are <i>reserved</i> .				

Table 12-3. Supported PCI Express Power Management Capabilities (Cont.)

Register		Description		orted
Offset Bit(s)				No
		Power Budget Capability (All Ports)	1	
144h	0	System Allocated 1 = Power budget for the device is included within the system power budget	~	
		Power Management Hot Plug User Configuration (All Ports) ^c		
	0	L0s Entry Idle Count Time to meet to enter the L0s Link PM state. 0 = Idle condition lasts for 1 μs 1 = Idle condition lasts for 4 μs	~	
	1	L1 Upstream Port Receiver Idle Count For active L1 Link PM state entry. 0 = Upstream port receiver remains idle for 2 μs 1 = Upstream port receiver remains idle for 3 μs	V	
	2	HPC PME Turn-Off Enable 1 = PME Turn-Off message is transmitted before the Port is turned Off on a downstream Port	V	
1E0h	4:3	HPC T _{pepv} Delay Slot power-applied to power-valid delay time. 00b = 16 ms (default) 01b = 32 ms 10b = 64 ms 11b = 128 ms	V	
	6	HPC T _{pvperl} Delay Downstream port power-valid to reset signal release time. 0 = 20 ms 1 = 100 ms (default)	V	
	7	Disable PCI PM L1 Entry 0 = Enables upstream port entry into the L1 Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b] 1 = Disables upstream port entry into the L1 Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b]	V	
	10	L0s Entry Disable 0 = Enables upstream port entry into the L0s Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b] 1 = Disables upstream port entry into the L0s Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b]	~	

c. Hot Plug-related bits/fields are valid only for Hot Plug-capable downstream Ports 1, 8, and 9. Ports 0, 2, 10, 12, 13, and 14 are **reserved** for Hot Plug-related bits/fields.

12.4 Power Management Tracking

Upstream port logic tracks the link status of each downstream and upstream port link, to derive the following conditions:

- 1. Upstream port enters the L0s Link PM state when all enabled downstream Receivers are in the L0s Link PM state or deeper, or in a Link Down state.
- 2. Upstream port enters the active L1 Link PM state, only when all downstream ports are in the active L1 Link PM state or deeper, or the link is down.
- **3.** When a downstream port is in the active L1 Link PM state and an ASPM L1 Link PM state exit is occurring in the downstream port, the upstream port exits the L1 Link PM state.
- **4.** When the upstream port is in the active L1 Link PM state and an active L1 Link PM state exit is occurring, due to Receiver Electrical Idle exit, the downstream port exits the L1 Link PM state.
- **5.** When a PME_TO_Ack message is received only on all active (not in Link Down) downstream ports, a PME_TO_Ack message is issued toward the upstream port.
- **6.** When all downstream ports are in the L2/L3 Ready Link PM or Link Down state, the upstream port transmits only a PM_ENTER_L23 DLLP toward the Root Complex.

12.5 Power Management Event Handler

PM_PME messages are Posted TLPs that inform the Power Management software which agent within the PCI Express hierarchy has requested a PM-state change. PM_PME messages are always routed toward the Root Complex.

PCI Express components are permitted to wake the system from any supported Power Management state, through the request of a Power Management Event (PME).

When a PEX 8548 Hot Plug-capable downstream port is in the D3hot Device PM state, the following Hot Plug events cause the **Power Management Status and Control** register *PME Status* bit to be set (offset 44h[15]=1):

- · Hot Plug
 - Presence Detect Changed (HP_PRSNT_x# input signal)
 - Attention Button Pressed
 - Power Fault Detected
 - MRL Sensor Changed
 - Command Completed
- PCI Express Hot Plug
 - Presence Detect Changed (SerDes Receiver Detect)
 - Data Link Layer State Changed

This causes the downstream port to generate a PM_PME message, if the **Power Management Status** and Control register *PME Enable* bit is set (offset 44h[8]=1).

THIS PAGE INTENTIONALLY LEFT BLANK.

PICHNOLOGY®

Chapter 13 Port Registers

13.1 Introduction

This chapter defines the PEX 8548 port registers. The PEX 8548 ports have their own Configuration, Capability, Control, and Status register space. The register mapping is the same for each port. (Refer to Table 13-1.) This chapter also presents the PEX 8548 programmable registers and the order in which they appear in the register map. Register descriptions, when applicable, include details regarding their use and meaning in the upstream port and downstream ports. (Refer to Table 13-3.)

For further details regarding register names and descriptions, refer to the following specifications:

- PCI r3.0
- PCI Power Mgmt. r1.2
- PCI-to-PCI Bridge r1.2
- PCI Express Base r1.1
- I^2C Bus v2.1

13.2 Type 1 Port Register Map

Table 13-1. Type 1 Port Register Map

15 14 13 12 11 10 9 8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 7 6 5 4 3 2 1 0 00h New Capability Pointer (40h) Type 1 Configuration Header Registers 34h ... 3Ch Next Capability Pointer (48h) Capability ID (01h) 40h 44h Power Management Capability Registers Next Capability Pointer (68h) Capability ID (05h) 48h Message Signaled Interrupt Capability Registers 64h Next Capability Pointer (90h) Capability ID (10h) 68h PCI Express Capability Registers 8Ch SSID/SSVID Capability ID Next Capability Pointer (00h) 90h (0Dh) 94h Subsystem ID and Subsystem Vendor ID Capability Registers Reserved 98h -DCh E0h Device-Specific Registers (E0h to FCh) FCh Next Capability Offset (FB4h) 1h PCI Express Extended Capability ID (0003h) 100h . . . Device Serial Number Extended Capability Registers 134h Next Capability Offset (148h) 1h PCI Express Extended Capability ID (0004h) 138h Power Budget Extended Capability Registers 144h Next Capability Offset (000h) PCI Express Extended Capability ID (0002h) 148h Virtual Channel Extended Capability Registers 1A4h 1A8h Port Arbitration Registers 1BCh

Table 13-1. Type 1 Port Register Map (Cont.)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Device-Specific Registers (1C0h to FB0h)						
Next Capability Offset (138h)	Next Capability Offset (138h) 1h PCI Express Extended Capability ID (0001h)					
Advanced Error Reporting Extended Capability Registers						

13.3 PEX 8548 Port Register Configuration and Map

The PEX 8548 port registers are configured similarly – not all the same. Port 0 of Station 0, Port 8 of Station 1, and Port 12 of Station 2 include more Device-Specific registers than the other ports. These Device-Specific registers contain setup and control information specific to the station. Port 0 also contains registers that are used to set up and control the PEX 8548, as well as serial EEPROM interface and I²C interface logic and control. Table 13-2 defines the port register configuration and map.

Table 13-2. PEX 8548 Port Register Configuration and Map

Register Types	Station 0, Port 0	Station 1, Port 8 Station 2, Port 12	Station 0, Ports 1, 2 Station 1, Ports 9, 10 Station 2, Ports 13, 14
Type 1 Configuration Header Registers	00h - 3Ch	00h - 3Ch	00h - 3Ch
Power Management Capability Registers	40h - 44h	40h - 44h	40h - 44h
Message Signaled Interrupt Capability Registers	48h - 64h	48h - 64h	48h - 64h
PCI Express Capability Registers	68h - 8Ch	68h - 8Ch	68h - 8Ch
Subsystem ID and Subsystem Vendor ID Capability Registers	90h - 94h	90h - 94h	90h - 94h
Device-Specific Registers (E0h to FCh)	E0h - FCh	E0h - FCh	E0h - FCh
PLX Hardwired Configuration ID (Vendor and Device IDs)	E0h	E0h	E0h
PLX Hardwired Revision ID	E4h	E4h	E4h
Device Serial Number Extended Capability Registers	100h - 134h	100h - 134h	100h - 134h
Power Budget Extended Capability Registers	138h - 144h	138h - 144h	138h - 144h
Virtual Channel Extended Capability Registers	148h - 1A4h	148h - 1A4h	148h - 1A4h
Port Arbitration Registers	1A8h - 1BCh	1A8h - 1BCh	1A8h - 1BCh
Device-Specific Registers (1C0h to FB0h)			
Error Checking	1C0h - 1D0h	1C0h, 1C4h 1CCh, 1D0h	1CCh, 1D0h
Debug Control	1D4h - 1DCh	1D4h - 1D8h	
Power Management, Hot Plug ^a , and Miscellaneous Control	1E0h - 1FCh	1E0h - 1ECh, 1F8h, 1FCh	1E0h - 1ECh, 1F8h, 1FCh
Physical Layer (all except serial EEPROM-related)	200h - 25Ch, 270h - 28Ch	204h - 25Ch	
Serial EEPROM	260h - 26Ch		
Device-Specific Registers – I ² C Interface	290h - 2C4h		
Device-Specific Registers – Bus Number CAM for Stations 0, 1, 2	2C8h - 304h	2C8h - 304h	
Device-Specific Registers – I/O CAM for Stations 0, 1, 2	308h - 344h	308h - 344h	
Device-Specific Registers – Address-Mapping CAM for Stations 0, 1, 2	348h - 548h	348h - 548h	
Device-Specific Registers – Ingress Control and Port Enable	660h - 67Ch	660h - 67Ch	

Table 13-2. PEX 8548 Port Register Configuration and Map (Cont.)

Register Types	Station 0, Port 0	Station 1, Port 8 Station 2, Port 12	Station 0, Ports 1, 2 Station 1, Ports 9, 10 Station 2, Ports 13, 14
Device-Specific Registers – I/O CAM Base and Limit Upper 16 Bits for Stations 0, 1, 2	680h - 6BCh	680h - 6BCh	
Device-Specific Registers – Base Address Shadow for Stations 0, 1, 2	6C0h - 73Ch	6C0h - 73Ch	
Device-Specific Registers – Shadow Virtual Channel Capability for Stations 0, 1, 2	740h - 83Ch	740h - 83Ch	
Device-Specific Registers – Ingress Credit Handler	940h - B7Ch	940h- B7Ch	A24h - B7Ch
Device-Specific Registers – Port Configuration Header	E00h - E3Ch	E00h - E3Ch	
Device-Specific Registers – Source Queue Weight and Soft Error	F10h - FB0h	F10h - FB0h	F10h
Advanced Error Reporting Extended Capability Registers	FB4h - FFCh	FB4h - FFCh	FB4h - FFCh

a. The PEX 8548 Standard Hot Plug Controller signals are available on Ports 1, 8, and 9, when configured as downstream ports.

13.4 Register Access

Each PEX 8548 port implements a 4-KB Configuration space. The lower 256 bytes (offsets 00h through FFh) is the PCI-compatible Configuration space, and the upper 960 Dwords (offsets 100h through FFFh) is the PCI Express Extended Configuration space. The PEX 8548 supports three mechanisms for accessing registers:

- PCI r3.0-Compatible Configuration Mechanism
- PCI Express Enhanced Configuration Mechanism
- Device-Specific Memory-Mapped Configuration Mechanism

13.4.1 *PCI r3.0*-Compatible Configuration Mechanism

The *PCI r3.0*-Compatible Configuration mechanism provides standard access to the PEX 8548 ports' first 256 bytes (the bytes at offsets 00h through FFh) of the PCI Express Configuration space. This mechanism is used to access the PEX 8548 port Type 1 (PCI-to-PCI Bridge) registers:

- Type 1 Configuration Header Registers
- Power Management Capability Registers
- Message Signaled Interrupt Capability Registers
- PCI Express Capability Registers
- Subsystem ID and Subsystem Vendor ID Capability Registers

The *PCI r3.0*-Compatible Configuration mechanism uses PCI Type 0 and Type 1 Configuration transactions to access the PEX 8548 Configuration registers. The PEX 8548 upstream port captures the Bus and Device Numbers assigned by the upstream device on the PCI Express link attached to the PEX 8548 upstream port, as required by the *PCI Express Base r1.1*.

The PEX 8548 decodes all Type 1 Configuration accesses received on its upstream port, when any of the following conditions exist:

- Specified Bus Number in the Configuration access is the PEX 8548 internal virtual PCI Bus Number, the PEX 8548 automatically converts the Type 1 Configuration access into the appropriate Type 0 Configuration access for the specified device.
 - If the specified device corresponds to the PCI-to-PCI bridge in one of the PEX 8548 downstream ports, the PEX 8548 processes the Read or Write Request to the specified downstream port register specified in the original Type 1 Configuration access.
 - If the specified Device Number does not correspond to any of the PEX 8548 downstream port Device Numbers, the PEX 8548 responds with an *Unsupported Request* (UR).
 - If the specified Bus Number in the Type 1 Configuration access is not the PEX 8548 internal virtual PCI Bus Number, but is the number of one of the PEX 8548 downstream port secondary/subordinate buses, the PEX 8548 passes the Configuration access on to the PCI Express link attached to that PEX 8548 downstream port.
 - If the specified Bus Number is the downstream port Secondary Bus Number, and specified Device Number is 0, the PEX 8548 converts the Type 1 Configuration access to a Type 0 Configuration access before passing it on.
 - If the specified Device Number is not 0, the downstream port drops the TLP and generates a UR.
 - If the specified Bus Number is not the downstream port Secondary Bus Number, the PEX 8548 passes along the Type 1 Configuration access, without change.

Because the *PCI r3.0*-Compatible Configuration mechanism is limited to the first 256 bytes of the PCI Express Configuration Space of the PEX 8548 ports, the PCI Express Enhanced Configuration mechanism (described in Section 13.4.2) or Device-Specific Memory-Mapped Configuration mechanism (described in Section 13.4.3) must be used to access beyond byte FFh. The PCI Express Enhanced Configuration mechanism can access the registers in the PCI-compatible region, as well as those in the PCI Express Extended Configuration space that are defined by the *PCI Express Base r1.1*; however, it generally cannot access the PEX 8548 Device-Specific registers above 100h. The Device-Specific Memory-Mapped Configuration mechanism can access all PEX 8548 registers.

13.4.2 PCI Express Enhanced Configuration Mechanism

The PCI Express Enhanced Configuration mechanism is implemented on all PCI Express PCs and on systems that do not implement a processor-specific firmware interface to the Configuration space, providing a Memory-Mapped Address space in the Root Complex through which the Root Complex translates a Memory access into one or more Configuration requests. Device drivers normally use an application programming interface (API) provided by the Operating System, to use the PCI Express Enhanced Configuration mechanism.

The PCI Express Enhanced Configuration mechanism is used to access the PEX 8548 port Type 1 (PCI-to-PCI Bridge) registers that are defined the *PCI Express Base r1.1*:

- Type 1 Configuration Header Registers
- Power Management Capability Registers
- Message Signaled Interrupt Capability Registers
- PCI Express Capability Registers
- Subsystem ID and Subsystem Vendor ID Capability Registers
- Device Serial Number Extended Capability Registers
- Power Budget Extended Capability Registers
- Virtual Channel Extended Capability Registers
- Advanced Error Reporting Extended Capability Registers

The PEX 8548 Device-Specific registers that exist in the PCI Express Extended Configuration space (above 100h) generally cannot be accessed by the PCI Express Enhanced Configuration mechanism. The Device-Specific Memory-Mapped Configuration mechanism (described in Section 13.4.3) can access all PEX 8548 registers.

13.4.3 Device-Specific Memory-Mapped Configuration Mechanism

The Device-Specific Memory-Mapped Configuration mechanism provides a method to access the Configuration registers of all ports in a single Memory map, as listed in Table 13-3. The registers of each port are contained within a 4-KB range. The PEX 8548 supports up to nine simultaneously active ports.

The PEX 8548 requires a single contiguous Memory space of 128 KB to contain all the PEX 8548 Configuration registers and sufficient Memory space to support software compatibility for future device expansion.

To use the Device-Specific Memory-Mapped Configuration mechanism, program the upstream port Type 1 Configuration Space **Base Address 0** and **Base Address 1** registers (**BAR0** and **BAR1**, offsets 10h and 14h, respectively). After the PEX 8548 upstream port Base Address registers are configured, Port 0 registers can be accessed with Memory Reads from and Writes to the first 4 KB (0000h to 0FFFh), Port 1 registers can be accessed with Memory Reads from and Writes to the second 4 KB (1000h to 1FFFh), Port 8 registers can be accessed with Memory Reads from and Writes to the ninth 4 KB (8000h to 8FFFh), and so forth. (Refer to Table 13-3.) Within each of these 4-KB windows, individual registers are located at the DWord offsets indicated in Table 13-1.

Upstream port **BAR0** and **BAR1** are typically enumerated at boot time, by BIOS or the Operating System (OS) software. When the registers are written (by serial EEPROM, I²C interface, or software), the PEX 8548 automatically copies the values into the **BAR0** and **BAR1** Shadow registers that exist in Ports 0, 8, and 12. (Refer to Table 13-29 for register mapping.) The particular registers used within this block depend upon which port is the upstream port.

If the upstream port **BAR0** and **BAR1** are enumerated by serial EEPROM, rather than by BIOS/OS, the serial EEPROM must be programmed to also load the same values to the corresponding **BAR0** and **BAR1 Shadow** registers in each stations.

Note: The Shadow registers provide for another option. After **BAR0** and **BAR1** are programmed, it is possible to overwrite the "shadowed" location (using the serial EEPROM, I^2C interface, or software) to set up non-tree hierarchies, in which each station can have different Memory windows. If doing this, it is recommended to match the upstream station Shadow register with the BARs.

Table 13-3. PEX 8548 Register Offsets from Upstream Port BAR0/1 Base Address

Port Number	Internal Register 4-KB Memory Space Range	Location Range
Port 0	0000h to 0FFFh	0 to 4 KB
Port 1	1000h to 1FFFh	4 to 8 KB
Port 2	2000h to 2FFFh	8 to 12 KB
Port 8	8000h to 8FFFh	32 to 36 KB
Port 9	9000h to 9FFFh	36 to 40 KB
Port 10	A000h to AFFFh	40 to 44 KB
Port 12	C000h to CFFFh	48 to 52 KB
Port 13	D000h to DFFFh	52 to 56 KB
Port 14	E000h to EFFFh	56 to 60 KB

January, 2008 Register Descriptions

13.5 Register Descriptions

The remainder of this chapter details the PEX 8548 registers, including:

- · Bit/field names
- Description of register functions for the PEX 8548 upstream port and downstream ports
- Type (such as RW or HwInit; refer to Table 13-4 for Type descriptions)
- \bullet Whether the power-on/reset value can be modified, by way of the PEX 8548 serial EEPROM or I^2C initialization feature
- Default power-on/reset value

Table 13-4. Register Types, Grouped by User Accessibility

Туре	Description
HwInit	Hardware-Initialized Refers to the PEX 8548 Hardware Initialization mechanism or PEX 8548 Serial
Hwinit	EEPROM and I^2C register Initialization features. Read-Only after initialization and can only be reset with a Fundamental Reset.
	Read-Only
RO	Read-Only and cannot be altered by software. Initialized by the PEX 8548
	hardware initialization mechanism or PEX 8548 serial EEPROM and/or I ² C register Initialization features.
ROS	Read-Only, Sticky
KOS	Same as RO, except that bits are not initialized nor modified by a Hot Reset.
	Reserved and Preserved
RsvdP	Reserved for future RW implementations. Registers are Read-Only and must return 0 when read. Software must preserve value read for writes to bits.
	Reserved and Zero
RsvdZ	Reserved for future RWC implementations. Registers are Read-Only and must return 0 when read. Software must use 0 for writes to bits.
RW	Read-Write
KW	Read/Write and is set or cleared to the needed state by software.
	Read-Only Status, Write 1 to Clear
RWC	Write 1 to clear status register or bit. Indicates status when read. A status bit set by the system to 1 (to indicate status) is cleared by writing 1 to that bit. Writing 0 has no effect.
RWCS	Read-Only Status, Write 1 to Clear, Sticky
RWCS	Same as RWC, except that bits are not modified by a Hot Reset.
RWS	Read-Write, Sticky
CWS	Same as RW, except that bits are not modified by a Hot Reset.
RZ	Software Read Zero
NZ.	Software Read always return 0; however, software is allowed to write this register.

Port Registers PLX Technology, Inc.

13.6 Type 1 Configuration Header Registers

This section details the PEX 8548 Type 1 Configuration Header registers. Table 13-5 defines the register map.

 Table 13-5.
 Type 1 Configuration Header Register Map (All Ports)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Device	ce ID	Vendor ID			
PCI S	Status	PCI C	ommand		
PCI Class Code			Revision ID		
BIST (Not Supported)	Header Type	Master Latency Timer	Cache Line Size		
	Base Ac	Address 0			
Base Address 1					
Secondary Latency Timer (Not Supported)	Subordinate Bus Number	Secondary Bus Number Primary Bus Number			
Secondary Status		I/O Limit	I/O Base		
Memory Limit		Memo	ory Base		
Prefetchable Memory Limit		Prefetchable	Memory Base		
	Prefetchable Memory	Upper Base Address			
	Prefetchable Memory	Upper Limit Address			
I/O Limit Upper 16 Bits		I/O Base U	Jpper 16 Bits		
	Reserved		New Capability Pointer (40h)		
	Expansion ROM Bas	e Address (Reserved)	1		
Bridge	Control	PCI Interrupt Pin	PCI Interrupt Line		

Register 13-1. 00h PCI Configuration ID (All Ports)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
15:0	Vendor ID Identifies the device manufacturer. Defaults to the PCI-SIG-issued Vendor ID of PLX (10B5h) if not overwritten by serial EEPROM or I ² C.	HwInit	Yes	10B5h
31:16	Device ID Identifies the particular device. Defaults to the PLX part number for the PEX 8548 (8548h) if not overwritten by serial EEPROM or I ² C.	HwInit	Yes	8548h

Register 13-2. 04h PCI Command/Status (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	PCI Command			1
0	I/O Access Enable 0 = PEX 8548 ignores I/O Space accesses on the corresponding port's primary interface 1 = PEX 8548 responds to I/O Space accesses on the corresponding port's primary interface	RW	Yes	0
1	Memory Access Enable 0 = PEX 8548 ignores Memory Space accesses on the corresponding port's primary interface 1 = PEX 8548 responds to Memory Space accesses on the corresponding port's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 forwarding of Memory or I/O requests in the upstream direction. Does not affect forwarding of Completions in the upstream nor downstream direction, nor forwarding of messages (including INTx Interrupt messages). 0 = PEX 8548 handles Memory and I/O requests received on the corresponding port downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status. Because MSI Interrupt messages are in-band Memory Writes, disables MSI Interrupt messages as well. 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction.	RW	Yes	0
3	Special Cycle Enable Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
4	Memory Write and Invalidate Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
5	VGA Palette Snoop Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
6	Parity Error Response Enable Controls bit 24 (Master Data Parity Error).	RW	Yes	0
7	IDSEL Stepping/Wait Cycle Control Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0

Register 13-2. 04h PCI Command/Status (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
8	SERR# Enable Controls bit 30 (Signaled System Error). 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
9	Fast Back-to-Back Transactions Enable Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
10	Interrupt Disable 0 = Corresponding PEX 8548 port is enabled to generate INTx Interrupt messages and assert PEX_INTA# output 1 = Corresponding PEX 8548 port is prevented from generating INTx Interrupt messages and asserting PEX_INTA# output	RW	Yes	0
15:11	Reserved	RsvdP	No	00h
	PCI Status			
18:16	Reserved	RsvdP	No	000b
19	Interrupt Status 0 = No INTx Interrupt message is pending 1 = INTx Interrupt message is pending internally to the corresponding PEX 8548 port and PEX_INTA# is asserted	RO	Yes	0
20	Capability List Required by the PCI Express Base r1.1 to be 1 at all times.	RO	Yes	1
21	66 MHz Capable Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
22	Reserved	RsvdP	No	0
23	Fast Back-to-Back Transactions Capable Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
24	 Master Data Parity Error If bit 6 (<i>Parity Error Response Enable</i>) is set to 1, the corresponding PEX 8548 port sets this bit to 1 when the port: Forwards the poisoned TLP Write Request from the secondary to the primary interface, or Receives a Completion marked as poisoned on the primary interface When the <i>Parity Error Response Enable</i> bit is cleared to 0, the PEX 8548 never sets this bit. This error is natively reported by the Uncorrectable Error Status register <i>Poisoned TLP Status</i> bit (offset FB8h[12]), which is mapped to this bit for Conventional PCI backward compatibility. 	RWC	Yes	0
26:25	DEVSEL# Timing Not supported Cleared to 00b, as required by the PCI Express Base r1.1.	RsvdP	No	00Ь
27	Signaled Target Abort This bit is set if a Memory request targets a non-existent port.	RWC	Yes	0

Register 13-2. 04h PCI Command/Status (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
28	Received Target Abort Cleared to 0. Never set to 1.	RsvdP	No	0
29	Received Master Abort Cleared to 0. Never set to 1.	RsvdP	No	0
30	Signaled System Error If bit 8 (SERR# Enable) is set to 1, the corresponding PEX 8548 port sets this bit to 1 when it transmits or forwards an ERR_FATAL or ERR_NONFATAL message upstream. This error is natively reported by the Device Status register Fatal Error Detected and Non-Fatal Error Detected bits (offset 70h[18:17], respectively), which are mapped to this bit for Conventional PCI backward compatibility.	RWC	Yes	0
31	Detected Parity Error Set to 1 when the corresponding port receives a Poisoned TLP on its primary side, regardless of the bit 6 (<i>Parity Error Response Enable</i>) state. This error is natively reported by the Uncorrectable Error Status register <i>Poisoned TLP Status</i> bit (offset FB8h[12]), which is mapped to this bit for Conventional PCI backward compatibility.	RWC	Yes	0

Register 13-3. 08h Class Code and PCI Revision ID (All Ports)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Revision ID Unless overwritten by the serial EEPROM, returns the silicon revision (AAh), the PLX-assigned Revision ID for this version of the PEX 8548. The PEX 8548 Serial EEPROM register Initialization capability is used to replace the PLX Revision ID with another Revision ID.	RO	Yes	AAh
	PCI Class Code			060400h
15:8	Register-Level Programming Interface PEX 8548 ports support the <i>PCI-to-PCI Bridge r1.2</i> requirements, but not subtractive decoding, on its upstream interface.	RO	Yes	00h
23:16	Sub-Class Code PCI-to-PCI bridge.	RO	Yes	04h
31:24	Base Class Code Bridge device.	RO	Yes	06h

Register 13-4. 0Ch Miscellaneous Control (All Ports)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Cache Line Size System Cache Line Size. Implemented as a Read-Write field for Conventional PCI-compatibility purposes and does not impact PEX 8548 functionality.	RW	Yes	00h
15:8	Master Latency Timer Not supported Cleared to 00h, as required by the PCI Express Base r1.1.	RsvdP	No	00h
22:16	Configuration Layout Type The corresponding PEX 8548 port Configuration Space Header adheres to the Type 1 PCI-to-PCI Bridge Configuration Space layout defined by the <i>PCI-to-PCI Bridge r1.2</i> .	RO	Yes	01h
23	Header Type Always 0, because the PEX 8548 is a single-function device.	RO	Yes	0
31:24	BIST Not supported Built-In Self-Test (BIST) Pass/Fail.	RsvdP	No	00h

Register 13-5. 10h Base Address 0 [Upstream Port Only; Reserved (RsvdP) for Downstream Ports]

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Base Address register maps the PEX 8548 Configuration registers into Memory space Note: Upstream port is hardwired to 0.	Upstream	RO	No	0
	Reserved	Downstream	RsvdP	No	0
2:1	Memory Map Type 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	Upstream	RO	Yes	00Ь
	Reserved	Downstream	RsvdP	No	00b
3	Prefetchable 0 = Base Address register maps the PEX 8548 Configuration registers into Non-Prefetchable Memory space Note: Upstream port is hardwired to 0.	Upstream	RO	Yes	0
	Reserved	Downstream	RsvdP	No	0
16:4	Reserved		RsvdP	No	0-0h
31:17	Base Address 0 Base Address (BAR0) for Device-Specific Memory-Mapped Configuration mechanism.	Upstream	RW	Yes	0000h
	Reserved	Downstream	RsvdP	No	0000h

Register 13-6. 14h Base Address 1 [Upstream Port Only; Reserved (RsvdP) for Downstream Ports]

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1 For 64-bit addressing, Base Address 1 (BAR1) extends Base Address 0 to provide the upper 32 Address bits when the Base Address 0 register Memory Map Type field (offset 10h[2:1]) is set to 10b.	Upstream	RW	Yes	0000_0000h
	Read-Only when the Base Address 0 register is not enabled as a 64-bit BAR [<i>Memory Map Type</i> field (offset 10h[2:1]) is not equal to 10b].		RO	Yes	0000_0000h
	Reserved	Downstream	RsvdP	No	0000_0000h

Register 13-7. 18h Bus Number (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Records the Bus Number of the PCI Bus segment to which the primary interface of this port is connected. Set by Configuration software.	RW	Yes	00h
15:8	Secondary Bus Number Records the Bus Number of the PCI Bus segment that is the secondary interface of this port. Set by Configuration software.	RW	Yes	00h
23:16	Subordinate Bus Number Records the Bus Number of the highest numbered PCI Bus segment that is subordinate to this port. Set by Configuration software.	RW	Yes	00h
31:24	Secondary Latency Timer Not supported Cleared to 00h, as required by the PCI Express Base r1.1.	RsvdP	No	00h

Register 13-8. 1Ch Secondary Status, I/O Limit, and I/O Base (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
port for	If ISA Addressing mode is enabled [PCI Command register I/O Access Enable bit (wards I/O transactions from its primary interface to its secondary interface (downstr by the I/O Base and I/O Limit registers when the Base is less than or equal to the L	ream) if an 1		
an I/O d	sely, the PEX 8548 port forwards I/O transactions from its secondary interface to its address is outside this Address range. If the PEX 8548 port does not implement an I/O transactions on its secondary interface upstream, to its primary interface.			
	I/O Base			
	I/O Base Addressing Capability			
3:0	1h = 32-bit Address decoding is supported	RO	Yes	1h
	All other encodings are <i>reserved</i> .			
	IO_BAR			
	I/O Base Address[15:12]. The PEX 8548 ports use their I/O Base and I/O Limit registers to determine the address range of I/O transactions to forward from one interface to the other.			
7:4	I/O Base Address[15:12] bits specify the corresponding PEX 8548 port I/O Base Address[15:12]. The PEX 8548 assumes I/O Base Address[11:0] = 000h. For 16-bit I/O addressing, the PEX 8548 assumes Address[31:16] = 0000h. For 32-bit addressing, the PEX 8548 decodes Address[31:0], and uses the I/O Upper Base and Limit Address register I/O Base Upper 16 Bits and I/O Limit Upper 16 Bits fields (offset 30h[15:0 and 31:16], respectively).	RW	Yes	Fh
	I/O Limit			
	I/O Limit Addressing Capability			
11:8	1h = 32-bit Address decoding is supported	RO	Yes	1h
	All other encodings are <i>reserved</i> .			
	IO_Limit			
	I/O Limit Address[15:12]. The PEX 8548 ports use their I/O Base and I/O Limit registers to determine the Address range of I/O transactions to forward from one interface to the other.			
	I/O Limit Address[15:12] bits specify the corresponding PEX 8548 port I/O Limit Address[15:12]. The PEX 8548 assumes Address bits [11:0] of the I/O Limit Address are FFFh.			
15:12	For 16-bit I/O addressing, the PEX 8548 decodes Address bits [15:0] and assumes Address bits [31:16] of the I/O Limit Address are 0000h.	RW	Yes	Oh
	For 32-bit addressing, the PEX 8548 decodes Address bits [31:0], and uses the I/O Upper Base and Limit Address register <i>I/O Base Upper 16 Bits</i> and <i>I/O Limit Upper 16 Bits</i> fields (offset 30h[15:0 and 31:16], respectively).			
	If the I/O Limit Address is less than the I/O Base Address, the PEX 8548 does not forward I/O transactions from the corresponding port primary/upstream bus to its secondary/downstream bus. However, the PEX 8548 forwards all I/O transactions from the secondary bus of the corresponding port to its primary bus.			

Register 13-8. 1Ch Secondary Status, I/O Limit, and I/O Base (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Secondary Status		<u>I</u>	1
20:16	Reserved	RsvdP	No	0-0h
	66 MHz Capable			
21	Not supported	RsvdP	No	0
	0 = Not enabled, because PCI Express does not support 66 MHz			
22	Reserved	RsvdP	No	0
	Fast Back-to-Back Transactions Capable			
23	Reserved	RsvdP	No	0
	Not enabled, because PCI Express does <i>not support</i> this function.			
	Master Data Parity Error			
	If the Bridge Control register <i>Parity Error Response Enable</i> bit (offset 3Ch[16]) is set to 1, the corresponding PEX 8548 port sets this bit to 1 when transmitting or receiving a TLP on its downstream side, and when either of the following two conditions occur:			
24	 Port receives Completion marked poisoned Port forwards poisoned TLP Write request 	RWC	Yes	0
	When the <i>Parity Error Response Enable</i> bit is cleared to 0, the PEX 8548 never sets this bit.			
	These errors are reported by the port's Uncorrectable Error Status register <i>Poisoned TLP Status</i> bit (offset FB8h[12]), and mirrored to this bit for Conventional PCI backward compatibility.			
	DEVSEL# Timing			
26:25	Not supported	RsvdP	No	00b
	Cleared to 00b, as required by the PCI Express Base r1.1.			
27	Signaled Target Abort	RsvdP	No	0
	Cleared to 0, as required by the PCI Express Base r1.1.			
20	Received Target Abort	D ID	NT	0
28	Cleared to 0, as required by the <i>PCI Express Base r1.1</i> , because the PEX 8548 never initiates a request itself.	RsvdP	No	0
	Received Master Abort			
29	Cleared to 0, as required by the <i>PCI Express Base r1.1</i> , because the PEX 8548 never initiates a request itself.	RsvdP	No	0
	Received System Error			
30	Set to 1 when a downstream port receives an ERR_FATAL or ERR_NONFATAL message on its secondary interface from a downstream device.	RWC	Yes	0
	Detected Parity Error			
31	Set to 1 by a downstream port when receiving a poisoned TLP from a downstream device, regardless of the Bridge Control register <i>Parity Error Response Enable</i> bit (offset 3Ch[16]) state.	RWC	Yes	0

Register 13-9. 20h Memory Base and Limit (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default	l
--------	-------------	------	--	---------	---

Note: The PEX 8548 port forwards Memory transactions from its primary interface to its secondary interface (downstream) if a Memory address is within the range defined by the **Memory Base** and **Memory Limit** registers (when the Base is less than or equal to the Limit).

Conversely, the PEX 8548 port forwards Memory transactions from its secondary interface to its primary interface (upstream) if a Memory address is outside this Address range [provided the address is not within the range defined by the **Prefetchable Memory Base** (offsets 28h + 24h[15:0]) and **Prefetchable Memory Limit** (offsets 2Ch + 24h[31:16]) registers].

	Memory Base						
3:0	Reserved	RsvdP	No	0h			
15:4	MEM_BAR[31:20] Specifies the corresponding PEX 8548 port Memory Base Address[31:20]. The PEX 8548 assumes Memory Base Address[19:0]=00000h.	RW	Yes	FFFh			
	Memory Limit						
19:16	Reserved	RsvdP	No	0h			
31:20	MEM_Limit[31:20] Specifies the corresponding PEX 8548 port Non-Prefetchable Memory Limit Address[31:20]. The PEX 8548 assumes Memory Limit Address[19:0]=FFFFFh.	RW	Yes	000h			

Register 13-10. 24h Prefetchable Memory Base and Limit (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
if a Memo	The PEX 8548 port forwards Memory transactions from its primary interface to its ory address is within the range defined by the Prefetchable Memory Base (offset Limit (offsets 2Ch + 24h[31:16]) registers (when the Base is less than or equal	ts 28h + 24h	[15:0]) and Prefe	
if a Memo	ly, the PEX 8548 port forwards Memory transactions from its secondary interfac ory address is outside this Address range [provided the address is not within the ory Limit registers (offset 20h)].			
	Prefetchable Memory Base			
	Prefetchable Memory Base Capability			
3:0	0h = Corresponding PEX 8548 port supports 32-bit Prefetchable Memory Addressing 1h = Corresponding PEX 8548 port defaults to 64-bit Prefetchable Memory Addressing support, as required by the <i>PCI Express Base r1.1</i>	RO	Yes	1h
	Note: If the application needs 32-bit-only Prefetchable space, the serial EEPROM or I^2 C must clear both this field and field [19:16] (Prefetchable Memory Limit register Prefetchable Memory Limit Capability).			
	PMEM_BAR[31:20]			
15:4	Specifies the corresponding PEX 8548 port Prefetchable Memory Base Address[31:20]. The PEX 8548 assumes Prefetchable Memory Base Address[19:0]=00000h.	RW	Yes	FFFh
	Prefetchable Memory Limit			!
	Prefetchable Memory Limit Capability			
19:16	0h = Corresponding PEX 8548 port supports 32-bit Prefetchable Memory Addressing	RO	RO Yes	1h
	1h = Corresponding PEX 8548 port defaults to 64-bit Prefetchable Memory Addressing support, as required by the <i>PCI Express Base r1.1</i>			
	PMEM_Limit[31:20]			
31:20	Specifies the corresponding PEX 8548 port Prefetchable Memory Limit Address[31:20]. The PEX 8548 assumes Prefetchable Memory Limit Address[19:0]=FFFFFh.	RW	Yes	000h

Register 13-11. 28h Prefetchable Memory Upper Base Address (All Ports)

Bit(s)	Description		Туре	Serial EEPROM and I ² C	Default
21.0	PBUP[63:32] The PEX 8548 uses this register for Prefetchable Memory Upper Base Address[63:32].	When offset 24h[3:0]=1h	RW	Yes	0000_0000h
31:0	When the Prefetchable Memory Base register <i>Prefetchable Memory Base Capability</i> field indicates 32-bit addressing, this register is Read-Only and returns 0000_0000h.	When offset 24h[3:0]=0h	RO	No	0000_0000h

Register 13-12. 2Ch Prefetchable Memory Upper Limit Address (All Ports)

Bit(s)	Description		Type	Serial EEPROM and I ² C	Default
21.0	PLIMUP[63:32] The PEX 8548 uses this register for Prefetchable Memory Upper Limit Address[63:32].	When offset 24h[19:16]=1h	RW	Yes	0000_0000h
31:0	When the Prefetchable Memory Limit	When offset 24h[19:16]=0h	RO	No	0000_0000h

Register 13-13. 30h I/O Upper Base and Limit Address (All Ports)

Bit(s)	Description		Type	Serial EEPROM and I ² C	Default
1.5.0	I/O Base Upper 16 Bits The PEX 8548 uses this register for I/O Base Address[31:16].	When offset 1Ch[3:0]=1h	RW	Yes	0000h
15:0	When the I/O Base register I/O Base Addressing Capability field indicates 16-bit addressing, this register is Read-Only and returns 0000h.	When offset 1Ch[3:0]=0h	RO	No	0000h
31:16	I/O Limit Upper 16 Bits The PEX 8548 uses this register for I/O Limit Address[31:16].	When offset 1Ch[11:8]=1h	RW	Yes	0000h
	When the I/O Limit register <i>I/O Limit Addressing Capability</i> field indicates 16-bit addressing, this register is Read-Only and returns 0000h.	When offset 1Ch[11:8]=0h	RO	No	0000h

Register 13-14. 34h New Capability Pointer (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	New Capability Pointer Default 40h points to the Power Management Capability structure.	RO	Yes	40h
31:8	Reserved	RsvdP	No	0000_00h

Register 13-15. 38h Expansion ROM Base Address (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Expansion ROM Base Address			
31:0	Reserved	RsvdP	No	0000_0000h
	Cleared to 0000_0000h.			

Register 13-16. 3Ch Bridge Control and PCI Interrupt Signal (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	PCI Interrupt Signal			
7:0	PCI Interrupt Line The PEX 8548 does <i>not</i> use this register; however, the register is included for operating system and device driver use.	RW	Yes	00h
15:8	PCI Interrupt Pin Identifies the Conventional PCI Interrupt message(s) that the device (or device function) uses. Only value 00h or 01h is allowed in the PEX 8548. 00h = Indicates that the device does not use Conventional PCI Interrupt message(s) 01h, 02h, 03h, and 04h = Maps to Conventional PCI Interrupt messages for INTA#, INTB#, INTC#, and INTD#, respectively	RO	Yes	01h

Register 13-16. 3Ch Bridge Control and PCI Interrupt Signal (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Bridge Control			
16	Parity Error Response Enable Controls the response to Poisoned TLPs. 0 = Disables the Secondary Status register Master Data Parity Error bit (offset 1Ch[24]) 1 = Enables the Secondary Status register Master Data Parity Error bit (offset 1Ch[24])	RW	Yes	0
17	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the PCI Command register SERR# Enable bit (offset 04h[8]) is set to 1, enables the PCI Status register Signaled System Error bit (offset 04h[30]).	RW	Yes	0
18	ISA Enable Modifies the PEX 8548's response to ISA I/O addresses enabled by the I/O Base and I/O Limit registers (offset 1Ch[15:8] and [7:0], respectively) and located in the first 64 KB of the PCI I/O Address space (0000_0000h to 0000_FFFFh). 0 = If ISA Addressing mode is enabled [PCI Command register I/O Access Enable bit (offset 04h[0]) is set to 1], the PEX 8548 port forwards I/O requests within the Address range defined by the I/O Base and I/O Limit registers. 1 = PEX 8548 blocks forwarding from the primary to secondary interface, of I/O transactions addressing the last 768 bytes in each 1-KB block of the port's I/O Address range. In the opposite direction (secondary to primary), if I/O addressing mode is enabled [PCI Command register I/O Access Enable bit (offset 04h[0]) is set to 1], the PEX 8548 port forwards I/O transactions that address the last 768 bytes in each 1-KB block of the port's I/O Address range. Note: Refer also to the Ingress Control register Disable VGA BIOS Memory Access Decoding bit (Port 0, 8, or 12, offset 660h[28]).	RW	Yes	0

Register 13-16. 3Ch Bridge Control and PCI Interrupt Signal (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
19	VGA Enable Modifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 18 (ISA Enable) or PCI Command register VGA Palette Snoop bit (offset 04h[5]) settings VGA address forwarding is qualified by the PCI Command register Memory Access Enable and I/O Access Enable bits (offset 04h[1:0], respectively). The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O Address ranges 1 = Forward VGA-compatible Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit Notes: When set in an egress port, the port is configured as a non-Cut-Thru path. (Refer to Section 4.3.2, "Cut-Thru Mode," for further details.) Refer also to the Ingress Control register Disable VGA BIOS Memory Access Decoding bit (Port 0, 8, or 12, offset 660h[28]). For Conventional PCI VGA support, to avoid potential I/O address conflicts, if the VGA Enable bit is set in the upstream port and a downstream port, the PCI C	RW	Yes	0

Register 13-16. 3Ch Bridge Control and PCI Interrupt Signal (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
20	VGA 16-Bit Decode Enable Used only when bit 19 (VGA Enable) or the PCI Command register VGA Palette Snoop bit (offset 04h[5]) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
	Note: Refer also to the Ingress Control register Disable VGA BIOS Memory Access Decoding bit (Port 0, 8, or 12, offset 660h[28]).			
21	Master Abort Mode Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
22	Secondary Bus Reset 1 = Causes a Hot Reset on the corresponding PEX 8548 port downstream link	RW	Yes	0
23	Fast Back-to-Back Transactions Enable Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
24	Primary Discard Timer Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
25	Secondary Discard Timer Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
26	Discard Timer Status Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
27	Discard Timer SERR# Enable Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
31:28	Reserved	RsvdP	No	Oh

13.7 Power Management Capability Registers

This section details the PEX 8548 Power Management Capability registers. Table 13-6 defines the register map.

Table 13-6. Power Management Capability Register Map (All Ports)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Power Manager	ment Capability	Next Capability Pointer (48h)	Capability ID (01h)	40h
Power Management Data	Power Management Control/ Status Bridge Extensions	Power Managemen	t Status and Control	44h

Register 13-17. 40h Power Management Capability (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Capability ID Set to 01h, indicating that the Capability structure is the PCI Power Management Capability structure.	RO	Yes	01h
15:8	Next Capability Pointer Default 48h points to the Message Signaled Interrupt Capability structure.	RO	Yes	48h
18:16	Version Default 011b indicates compliance with the <i>PCI Power Mgmt. r1.2</i> .	RO	Yes	011b
19	PME Clock Does not apply to PCI Express. Returns 0.	RsvdP	No	0
20	Reserved	RsvdP	No	0
21	Device-Specific Initialization Default 0 indicates that Device-Specific Initialization is <i>not</i> required.	RO	Yes	0
24:22	AUX Current The PEX 8548 does <i>not support</i> PME generation from D3cold; therefore, the serial EEPROM value for this field should be 000b.	RO	Yes	000ь
25	D1 Support Not supported Default value of 0 indicates that the PEX 8548 does not support the D1 Device PM state.	RsvdP	No	0
26	D2 Support Not supported Default value of 0 indicates that the PEX 8548 does not support the D2 Device PM state.	RsvdP	No	0
31:27	PME Support Bits [31, 30, and 27] must be set to 1, to indicate that the PEX 8548 will forward PME messages, as required by the PCI Express Base r1.1.	RO	Yes	1100_1b

Register 13-18. 44h Power Management Status and Control (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Power Management Status and Control			
1:0	Power State Used to determine the current Device PM state of the port, and to set the port into a new Device PM state. $00b = D0$ $01b = D1 - Not supported$ $10b = D2 - Not supported$ $11b = D3hot$	RW	Yes	00ь
	If software attempts to write an unsupported state to this field, the Write operation completes normally; however, the data is discarded and no state change occurs.			
2	Reserved	RsvdP	No	0
3	No Soft Reset	RO	Yes	1
7:4	Reserved	RsvdP	No	Oh
8	PME Enable 0 = Disables PME generation by the corresponding PEX 8548 port ^a 1 = Enables PME generation by the corresponding PEX 8548 port	RWS	No	0
12:9	Data Select Initially writable by serial EEPROM and I ² C only ^b . After a Serial EEPROM or I ² C Write occurs to this register, RW for all CSR accesses. Bits [12:9] select the Data and Data Scale registers. 0h = D0 power consumed 3h = D3hot power consumed 4h = D0 power dissipated 7h = D3hot power dissipated	RO	Yes	Oh
	Not supported RO for hardware auto-configuration.	RO	No	0h
14:13	Data Scale Writable by serial EEPROM and I ² C only ^b . There are four internal Data Scale registers (one each per Data register – 0, 3, 4 and 7), per port. Bits [12:9], Data Select, select the Data Scale register.	RO	Yes	00ь
15	PME Status 0 = PME is not generated by the corresponding PEX 8548 port ^a 1 = PME is being generated by the corresponding PEX 8548 port	RWCS	No	0

Register 13-18. 44h Power Management Status and Control (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default			
	Power Management Control/Status Bridge Extensions						
21:16	Reserved	RsvdP	No	0-0h			
22	B2/B3 Support Reserved Cleared to 0, as required by the PCI Power Mgmt. r1.2.	RsvdP	No	0			
23	Bus Power/Clock Control Enable Reserved Cleared to 0, as required by the PCI Power Mgmt. r1.2.	RsvdP	No	0			
	Power Management Data						
31:24	Data Writable by serial EEPROM and I ² C only ^b . There are four internal Data registers (0, 3, 4, and 7), per port. Bits [12:9], <i>Data Select</i> , select the Data register.	RO	Yes	00h			

a. Because the PEX 8548 does not consume auxiliary power, this bit is not sticky, and is always cleared to 0 at power-on reset.

b. With no serial EEPROM nor previous I^2C programming, reads return 00h for the **Data Scale** and **Data** registers (for all Data Selects).

13.8 Message Signaled Interrupt Capability Registers

This section details the PEX 8548 Message Signaled Interrupt (MSI) Capability registers. Table 13-7 defines the register map.

Table 13-7. Message Signaled Interrupt Capability Register Map (All Ports)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MSI Control	Next Capability Pointer (68h)	Capability ID (05h)	48h
MSI Address			4Ch
MSI Upper Address			
Reserved MSI Data			54h
MSI Mask			
Reserved 5Ch -			

Register 13-19. 48h MSI Control and Capability Header (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default				
	MSI Capability Header							
7:0	Capability ID Set to 05h, as required by the PCI r3.0.	RO	Yes	05h				
15:8	Next Capability Pointer Set to 68h, to point to the PCI Express Capability structure.	RO	Yes	68h				
	MSI Control							
16	MSI Enable 0 = Message Signaled interrupts for the corresponding port are disabled 1 = Message Signaled interrupts for the corresponding port are enabled, and INTx Interrupt messages and PEX_INTA# output assertion are disabled	RW	Yes	0				
19:17	Multiple Message Capable 000b = PEX 8548 port is requesting one message – the only value supported All other encodings are <i>reserved</i> .	RO	Yes	000ь				
22:20	Multiple Message Enable 000b = PEX 8548 port contains only one allocated message – the only value supported	RW	Yes	000Ь				
23	MSI 64-Bit Address Capable 1 = PEX 8548 is capable of generating 64-bit Message Signaled Interrupt addresses	RO	Yes	1				
24	Per Vector Masking Capable 0 = PEX 8548 does not have Per Vector Masking capability 1 = PEX 8548 has Per Vector Masking capability	RO	Yes	1				
31:25	Reserved	RsvdP	No	00h				

Register 13-20. 4Ch MSI Address (All Ports)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
1:0	Reserved	RsvdP	No	00b
31:2	Message Address MSI Write transaction lower address[31:2]. Note: Refer to register offset 50h for MSI Upper Address.	RW	Yes	0000_000h

Register 13-21. 50h MSI Upper Address (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Message Upper Address			
31:0	MSI Write transaction upper address[63:32].	RW	Yes	0000_0000h
	Note: Refer to register offset 4Ch for MSI Address.			

Register 13-22. 54h MSI Data (All Ports)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
15:0	Message Data MSI Write transaction TLP payload.	RW	Yes	0000h
31:16	Reserved	RsvdP	No	0000h

Register 13-23. 58h MSI Mask (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	MSI Mask for Internal-Generated Interrupts	RW	Yes	0
31:1	Reserved	RsvdP	No	0-0h

13.9 PCI Express Capability Registers

This section details the PEX 8548 PCI Express Capability registers. Hot Plug Capability, Command, Status, and Events are included in these registers. Table 13-8 defines the register map.

Table 13-8. PCI Express Capability Register Map (All Ports)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

PCI Express Capability	Next Capability Pointer (90h)	Capability ID (10h)	68h			
Device	Capability		6Ch			
Device Status	Device Control					
Link Capability						
Link Status	Link Control					
Slot C	Capability		7Ch			
Slot Status	Slot Co	ntrol	80h			
Re	served	84h –	8Ch			

Register 13-24. 68h PCI Express Capability List and Capability (All Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	PCI Express (Capability List			
7:0	Capability ID Set to 10h, as required by the PCI Express Base r1.1.		RO	Yes	10h
15:8	Next Capability Pointer Set to 90h, to point to the Subsystem Capability struct	ure.	RO	Yes	90h
	PCI Expres	s Capability			
19:16	Capability Version The PEX 8548 ports set this field to 1h, as required by the set of the period of	he <i>PCI Express Base r1.1</i> .	RO	Yes	1h
23:20	Device/Port Type	Upstream	RO	No	5h
23:20	Set at reset, as required by the PCI Express Base r1.1.	Downstream	RO	No	6h
	Slot Implemented 0 = Disables or connects to an upstream port	Upstream	RsvdP	No	0
24	0 = Disables or connects to an integrated component ^a 1 = Indicates that the downstream port connects to a slot, as opposed to being connected to an integrated component or being disabled	Downstream	RO	Yes	1
29:25	Interrupt Message Number 29:25 The serial EEPROM writes 00_000b, because the Base message and MSI messages are the same.			Yes	00_000ь
31:30	Reserved		RsvdP	No	00b

a. The PEX 8548 Serial EEPROM register Initialization capability is used to change this value to 0h, indicating that the corresponding PEX 8548 downstream port connects to an integrated component or is disabled.

Register 13-25. 6Ch Device Capability (All Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
2:0	Maximum Payload Size Supported 000b = PEX 8548 port supports 128-byte maximum payload 001b = PEX 8548 port supports 256-byte maximum payload 010b = PEX 8548 port supports 512-byte maximum payload 011b = PEX 8548 port supports 1,024-byte maximum payload		RO	Yes	011b
	No other encodings are supported.				
4:3	Phantom Functions Supported Not supported Cleared to 00b.		RO	Yes	00Ь
5	Extended Tag Field Supported 0 = Maximum Tag field is 5 bits 1 = Maximum Tag field is 8 bits		RO	Yes	0
	Endpoint L0s Acceptable Latency				
8:6	Not supported Because the PEX 8548 is a switch and not an endpoint, the PEX 8548 does <i>not support</i> this feature.		RO	Yes	000Ь
	000b = Disables the capability				
11:9	Endpoint L1 Acceptable Latency Not supported Because the PEX 8548 is a switch and not an endpoint, the PEX 8548 does not support this feature. 000b = Disables the capability		RO	Yes	000Ь
14:12	Reserved, as required by the PCI Express Base r1.1.		RsvdP	No	000b
15	Role-Based Error Reporting		RO	Yes	1
17:16	Reserved		RsvdP	No	00b
25:18	Captured Slot Power Limit Value For the PEX 8548 upstream port, the upper limit on power supplied by the slot is determined by multiplying the value in this field by the value in the Captured Slot Power Limit Scale field.	Upstream	RO	Yes	00h
	Not valid for the downstream ports.	Downstream	RsvdP	No	00h
27:26	Captured Slot Power Limit Scale For the PEX 8548 upstream port, the upper limit on power supplied by the slot is determined by multiplying the value in this field by the value in the Captured Slot Power Limit Value field. 00b = 1.0 01b = 0.1	Upstream	RO	Yes	00Ь
	10b = 0.01 $11b = 0.001$				
	Not valid for the downstream ports.	Downstream	RsvdP	No	00b
31:28	Reserved		RsvdP	No	0h

Register 13-26. 70h Device Status and Control (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Device Control			
0	Correctable Error Reporting Enable 0 = Disables 1 = Enables the corresponding PEX 8548 port to report Correctable errors	RW	Yes	0
1	Non-Fatal Error Reporting Enable 0 = Disables 1 = Enables the corresponding PEX 8548 port to report Non-Fatal errors	RW	Yes	0
2	Fatal Error Reporting Enable 0 = Disables 1 = Enables the corresponding PEX 8548 port to report Fatal errors	RW	Yes	0
3	Unsupported Request Reporting Enable 0 = Disables 1 = Enables the corresponding PEX 8548 port to report Unsupported Request errors	RW	Yes	0
4	PCI Express Relaxed Ordering Enable Not supported Cleared to 0.	RsvdP	No	0
7:5	Maximum Payload Size Software can change this field to configure the PEX 8548 ports to support other Payload Sizes; however, software cannot change this field to a value larger than that indicated by the Device Capability register Maximum Payload Size Supported field (offset 6Ch[2:0]). Maximum Payload Size port limitations are as follows: • 1,024 if the number of ports is ≤ 3 • 512 if the number of ports is ≤ 5 • 256 if the number of ports is ≤ 9 000b = Indicates that initially, the PEX 8548 port is configured to support a Maximum Payload Size of 128 bytes 001b = Indicates that initially, the PEX 8548 port is configured to support a Maximum Payload Size of 256 bytes 010b = Indicates that initially, the PEX 8548 port is configured to support a Maximum Payload Size of 512 bytes 011b = Indicates that initially, the PEX 8548 port is configured to support a Maximum Payload Size of 512 bytes	RW	Yes	000Ь

Register 13-26. 70h Device Status and Control (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
8	Extended Tag Field Enable Not supported Cleared to 0.	RsvdP	No	0
9	Phantom Functions Enable Not supported Cleared to 0.	RsvdP	No	0
10	AUX Power PM Enable Not supported Cleared to 0.	RsvdP	No	0
11	Enable No Snoop Not supported Cleared to 0.	RsvdP	No	0
14:12	Maximum Read Request Size Not supported Cleared to 000b.	RsvdP	No	000Ь
15	Reserved Hardwired to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0

Register 13-26. 70h Device Status and Control (All Ports) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Device Status			
16	Correctable Error Detected Set when the corresponding port detects a Correctable error, regardless of the bit 0 (<i>Correctable Error Reporting Enable</i>) state. 0 = Corresponding PEX 8548 port did not detect a Correctable error 1 = Corresponding PEX 8548 port detected a Correctable error	RWC	Yes	0
17	Non-Fatal Error Detected Set when the corresponding port detects a Non-Fatal error, regardless of the bit 1 (Non-Fatal Error Reporting Enable) state. 0 = Corresponding PEX 8548 port did not detect a Non-Fatal error 1 = Corresponding PEX 8548 port detected a Non-Fatal error	RWC	Yes	0
18	Fatal Error Detected Set when the corresponding port detects a Fatal error, regardless of the bit 2 (<i>Fatal Error Reporting Enable</i>) state. 0 = Corresponding PEX 8548 port did not detect a Fatal error 1 = Corresponding PEX 8548 port detected a Fatal error	RWC	Yes	0
19	Unsupported Request Detected Set when the corresponding port detects an Unsupported Request, regardless of the bit 3 (<i>Unsupported Request Reporting Enable</i>) state. 0 = Corresponding PEX 8548 port did not detect an Unsupported Request 1 = Corresponding PEX 8548 port detected an Unsupported Request	RWC	Yes	0
20	AUX Power Detected Not supported Cleared to 0.	RsvdP	No	0
21	Transactions Pending Not supported Cleared to 0, as required by the PCI Express Base r1.1.	RsvdP	No	0
31:22	Reserved	RsvdP	No	000h

Register 13-27. 74h Link Capability (All Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
3:0	Maximum Link Speed		RO	Yes	0001b
	Set to 0001b, as required by the <i>PCI Express Base r1.1</i> . Maximum Link Width				
9:4	Actual link width is set by STRAP_STN0_PORTCFG[1:0] (Station 0), STRAP_STN1_PORTCFG[1:0] (Station 1), and STRAP_STN2_PORTCFG[1:0] (Station 2). (Refer to Table 13-9,) The PEX 8548 Maximum Link Width is x16 = 01_0000b. Valid widths are x1, x2, x4, x8, and x16.			No	Set by Strapping ball levels
	Active State Power Management (ASPM) Support				
	Indicates the level of ASPM supported by the port.				
11:10	00b = Reserved 01b = L0s Link PM state entry is supported 10b = L1 Link PM state entry is supported 11b = L0s and L1 Link PM states are supported		RO	Yes	11b
	L0s Exit Latency				
14:12	Indicates the L0s Link PM state exit latency for the given PC Value depends upon the Physical Layer Command and Sta <i>Value</i> field (offset 220h[15:8]) value.		RO	No	101b
	101b = Corresponding PEX 8548 port L0s Link PM state Ex is 1 μs to less than 2 μs	kit Latency			
	L1 Exit Latency				
17:15	Indicates the L1 Link PM state exit latency for the given PC. The value reported indicates the length of time the correspor port requires to complete the transition from the L1 to L0 Li	nding PEX 8548	RO	Yes	101b
	101b = Corresponding PEX 8548 port L1 Link PM state Exi is 16 μs to less than 32 μs	t Latency			
18	Clock Power Management		RO	Yes	0
	Reserved	Upstream	RsvdP	No	0
19	Surprise Down Error Reporting Capable Valid for the downstream ports only.	Downstream	RO	Yes	1
	Reserved	Upstream	RsvdP	No	0
20	Data Link Layer Link Active Reporting Capable Valid for the downstream ports only.	Downstream	RO	Yes	1
23:21	Reserved	RsvdP	No	000b	
31:24	Port Number The Port Number is set by signal ball Strapping options. STRAP_STN0_PORTCFG[1:0] – Ports 0, 1, 2 STRAP_STN1_PORTCFG[1:0] – Ports 8, 9, 10 STRAP_STN2_PORTCFG[1:0] – Ports 12, 13, 14		HwInit	No	Set by Strapping ball levels

Table 13-9. PEX 8548 Port Configurations

Port Configur	Lane Width/Port									
ationRegister Value		Station 0	Station 0 Station 1 Station 2			Station 1 Station				
(Port 0, 8, or 12, Offset 224h[2:0])	0	1	2	8	9	10	12	13	14	
0h, 3h, 4h, 5h, 6h, 7h	x8	x4	x4	x8	x4	x4	x8	x4	x4	
1h	x16			x16			x16			
2h	x8	x8		x8	x8		x8	x8		

Register 13-28. 78h Link Status and Control (All Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Link Control				
1:0	Active State Power Management (ASPM) 00b = Disables L0s and L1 Link PM state Entries for the corresponding PEX 8548 port ^a 01b = Enables only L0s Link PM state Entry 10b = Enables only L1 Link PM state Entry 11b = Enables both L0s and L1 Link PM state Entries			Yes	00Ъ
2	Reserved		RsvdP	No	0
3	Read Request Return Parameter Control Read Request Return Parameter "R" control. Read Completion E Cleared to 0, as required by the PCI Express Base r1.1.	Boundary (RCB).	RO	Yes	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
4	Link Disable Setting to 1 places the link on the corresponding PEX 8548 downstream port to the Disabled Link Training state.	Downstream	RW	Yes	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
5	Retrain Link For PEX 8548 ports, always returns 0 when read. Writing 1 to this bit causes the corresponding PEX 8548 downstream port to initiate retraining of its PCI Express link.	Downstream	RZ	Yes	0
6	Common Clock Configuration 0 = Corresponding PEX 8548 port and the device at the other end of the corresponding port's PCI Express link are operating with an asynchronous Reference Clock 1 = Corresponding PEX 8548 port and the device at the other end of the corresponding port's PCI Express link are operating with a distributed common Reference Clock			Yes	0
7	Extended Sync Set to 1 causes the corresponding PEX 8548 port to transmit: • 4,096 FTS Ordered-Sets in the L0s Link PM state, • Followed by a single SKIP Ordered-Set prior to entering the L0 Link PM state, • Finally, transmission of 1,024 TS1 Ordered-Sets in the Recovery state.		RW	Yes	0
8	Clock Power Management Enable			No	0
15:9	Reserved		RsvdP	No	00h

Register 13-28. 78h Link Status and Control (All Ports) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Link Status	"			
19:16	Link Speed Set to 0001b, as required by the <i>PCI Express Base r1.1</i> for a 2.5 Gbps PCI Express link.			Yes	0001b
25:20	Negotiated Link Width Link width is determined by the negotiated value with the attach 00_0000b = Link is down 00_0001b = x1 00_0010b = x2 00_0100b = x4 00_1000b = x8 01_0000b = x16 All other encodings are <i>not supported</i> .	RO	No	00_0000Ь	
26	Reserved		RsvdP	No	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
27	Link Training When set to 1, indicates that the corresponding PEX 8548 downstream port requested link training and either the link training is in process or about to start.	Downstream	RO	No	0
28	Slot Clock Configuration 0 = Indicates PEX 8548 uses an independent clock 1 = Indicates PEX 8548 uses the same physical Reference Clock that the platform provides on the connector		HwInit	Yes	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
29	Data Link Layer Link Active When set to 1, indicates the following: • Data Link Layer is in the DL_Active state • Link is operational • Flow Control Initialization has successfully completed	Downstream	RO	No	0
31:30	Reserved	ı	RsvdP	No	00b

a. The port receiver must be capable of entering the L0s Link PM state, regardless of whether the state is disabled.

Register 13-29. 7Ch Slot Capability (All Downstream Ports; Upstream Port Always Reads 0)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default				
Note:	Hot Plug-capable ports are downstream Ports 1, 8, and 9.								
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0				
0	Attention Button Present 0 = Attention Button is not implemented 1 = Attention Button is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	HwInit	Yes	1				
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0				
1	Power Controller Present								
	0 = Power Controller is not implemented 1 = Power Controller is implemented for the slot of the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	HwInit	Yes	1				
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0				
2	MRL Sensor Present								
	0 = MRL Sensor is not implemented 1 = MRL Sensor is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	HwInit	Yes	1				
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0				
3	Attention Indicator Present								
3	0 = Attention Indicator is not implemented 1 = Attention Indicator is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	HwInit	Yes	1				

Register 13-29. 7Ch Slot Capability (All Downstream Ports; Upstream Port Always Reads 0) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
4	Power Indicator Present				
	0 = Power Indicator is not implemented 1 = Power Indicator is implemented on the slot chassis of the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	HwInit	Yes	1
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
5	Hot Plug Surprise 0 = No device in the corresponding PEX 8548 downstream port slot is removed from the system without prior notification 1 = Device in the corresponding PEX 8548 downstream port slot can be removed from the system without prior notification	Downstream Hot Plug-capable	HwInit	Yes	0
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
6	Hot Plug Capable 0 = Corresponding PEX 8548 downstream port slot is not capable of supporting Hot Plug operations 1 = Corresponding PEX 8548 downstream port slot is capable of supporting Hot Plug operations	Downstream Hot Plug-capable	HwInit	Yes	1
	Reserved	Upstream	RsvdP	No	00h
14:7	The maximum power supplied by the corresponding PEX 8548 downstream slot is determined by multiplying the value in this field (expressed in decimal; 25d = 19h) by the value specified in the <i>Slot Power Limit Scale</i> field. This field must be implemented if the PCI Express Capability register <i>Slot Implemented</i> bit is set (offset 68h[24]=1, default). Serial EEPROM or I ² C Writes to this register or a Data Link Layer Up event cause the downstream port to send the Set_Slot_Power_Limit message to the device connected to it, so as to convey the Limit value to the downstream device's upstream port Device Capability register <i>Captured Slot Power Limit Value</i> and <i>Captured Slot Power Limit Scale</i> fields.	Downstream	HwInit	Yes	19h

Register 13-29. 7Ch Slot Capability (All Downstream Ports; Upstream Port Always Reads 0) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Reserved	Upstream	RsvdP	No	00b
16:15	Slot Power Limit Scale The maximum power supplied by the corresponding PEX 8548 downstream slot is determined by multiplying the value in this field by the value specified in the Slot Power Limit Value field. This field must be implemented if the PCI Express Capability register Slot Implemented bit is set (offset 68h[24]=1, default). Serial EEPROM or I ² C Writes to this register or a Data Link Layer Up event cause the downstream port to send the Set_Slot_Power_Limit message to the device connected to it, so as to convey the Limit value to the downstream device's upstream port Device Capability register Captured Slot Power Limit Value and Captured Slot Power Limit Scale fields. 00b = 1.0x	Downstream	HwInit	Yes	00ъ
17	Electromechanical Interlock Present Not supported		RsvdP	No	0
18	No Command Completed Support Not supported		RsvdP	No	0
31:19	Reserved	Upstream	RsvdP	No	0-0h
	Physical Slot Number Indicates the physical slot number attached to this port. If the PCI Express Capability register Slot Implemented bit is set (offset 68h[24]=1, default), this field must be hardware-initialized to a value that assigns a slot number that is unique within the chassis, regardless of the form factor associated with the slot. Must be initialized to 0h for ports connected to devices that are integrated on the system board.	Downstream	HwInit	Yes	0-0h

Register 13-30. 80h Slot Status and Control (All Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
Note:	Hot Plug-capable ports are Ports 1, 8, and 9.				
	s	lot Control			
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
	Attention Button Pressed Enable				
0	0 = Function is disabled 1 = Enables software notification with a Hot Plug interrupt if the port is in the D0 Device PM state (Power Management Status and Control register Power State field, offset 44h[1:0]=00b), or with a PME message if the port is in the D3hot Device PM state (offset 44h[1:0]=11b), for an Attention Button Pressed event on the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	RW	Yes	0
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
	Power Fault Detector Enable				
	0 = Function is disabled				
1	1 = Enables software notification with a Hot Plug interrupt if the port is in the D0 Device PM state (Power Management Status and Control register Power State field, offset 44h[1:0]=00b), or with a PME message if the port is in the D3hot Device PM state (offset 44h[1:0]=11b), for a Power Fault Detected event on the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	RW	Yes	0

Register 13-30. 80h Slot Status and Control (All Ports) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
2	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
	MRL Sensor Changed Enable 0 = Function is disabled 1 = Enables software notification with a Hot Plug interrupt if the port is in the D0 Device PM state (Power Management Status and Control register Power State field, offset 44h[1:0]=00b), or with a PME message if the port is in the D3hot Device PM state (offset 44h[1:0]=11b), for an MRL Sensor Changed event on the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	RW	Yes	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
3	Presence Detect Changed Enable 0 = Function is disabled 1 = Enables software notification with a Hot Plug interrupt if the port is in the D0 Device PM state (Power Management Status and Control register Power State field, offset 44h[1:0]=00b), or with a PME message if the port is in the D3hot Device PM state (offset 44h[1:0]=11b), for a Presence Detect Changed event on the corresponding downstream port A Presence Detect Changed event is triggered by either the SerDes Receiver Detect on the corresponding PEX 8548 downstream port, or by HP_PRSNTx# input on the corresponding PEX 8548 Hot Plug-capable downstream port.	Downstream	RW	Yes	0

Register 13-30. 80h Slot Status and Control (All Ports) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
4	Command Completed Interrupt Enable 0 = Function is disabled 1 = Enables software notification with a Hot Plug interrupt when a command is completed by the Hot Plug Controller on the corresponding PEX 8548 Hot Plug-capable downstream port	Downstream Hot Plug-capable	RW	Yes	0
	Reserved	Upstream	RsvdP	No	0
5	Hot Plug Interrupt Enable 0 = Function is disabled 1 = Enables a Hot Plug interrupt on enabled Hot Plug events for the corresponding PEX 8548 downstream port	Downstream	RW	Yes	0
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	00b (Upstream) 11b (Downstream)
7:6	Attention Indicator Control Controls the Attention Indicator on the corresponding PEX 8548 downstream port slot. 00b = Reserved — Writes are ignored 01b = Turns On indicator to constant On state 10b = Causes indicator to blink 11b = Turns Off indicator Software must use a Byte or Word Write (and not a DWord Write) to control the HP_ATNLEDx# Output signal. Reads return the corresponding PEX 8548 Hot Plug-capable downstream port Attention Indicator's current state.	Downstream Hot Plug-capable	RW	Yes	11b

Register 13-30. 80h Slot Status and Control (All Ports) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	00b (Upstream) 11b (Downstream)
	Power Indicator Control Controls the Power Indicator on the corresponding PEX 8548 downstream port slot.				
9:8	00b = Reserved – Writes are ignored 01b = Turns On indicator to constant On state 10b = Causes indicator to blink 11b = Turns Off indicator	Downstream Hot Plug-capable	RW	Yes	11b (MRL open) 01b (MRL closed)
	Software must use a Byte or Word Write (and not a DWord Write) to control the HP_PWRLEDx# Output signal.				
	Reads return the corresponding PEX 8548 Hot Plug-capable downstream port Power Indicator's current state.				
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
	Power Controller Control				
10	Controls the Power Controller on the corresponding PEX 8548 Hot Plug-capable downstream port slot.				
	0 = Turns On the Power Controller; requires some delay to be effective 1 = Turns Off the Power Controller	Downstream Hot Plug-capable	RW	Yes	1 (MRL open) 0 (MRL closed)
	Software must use a Byte or Word Write (and not a DWord Write) to control the Power Controller Output signals.				
11	Electromechanical Interlock Control Not supported		RsvdP	No	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
12	Data Link Layer State Changed Enable Enables software notification with a Hot Plug interrupt if the port is in the D0 Device PM state (Power Management Status and Control register Power State field, offset 44h[1:0]=00b), or with a PME message if the port is in the D3hot Device PM state (offset 44h[1:0]=11b), when the Link Status register Data Link Layer Link Active bit (offset 78h[29]) is changed.	Downstream	RW	Yes	0
15:13	Reserved		RsvdP	No	000ь

Register 13-30. 80h Slot Status and Control (All Ports) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default				
	Slot Status								
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0				
16	Attention Button Pressed								
	Set to 1 when the Attention Button of the corresponding PEX 8548 Hot Plug-capable downstream port slot is pressed.	Downstream Hot Plug-capable	RWC	Yes	0				
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0				
17	Power Fault Detected								
	Set to 1 when the Power Controller of the corresponding PEX 8548 Hot Plug-capable downstream port slot detects a Power Fault at the slot.	Downstream Hot Plug-capable	RWC	Yes	0				
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0				
18	MRL Sensor Changed								
	Set to 1 when an MRL Sensor state change is detected on the corresponding PEX 8548 Hot Plug-capable downstream port slot.	Downstream Hot Plug-capable	RWC	Yes	0				
	Not valid for the upstream port.	Upstream	RsvdP	No	0				
19	Presence Detect Changed Set to 1 when the value reported bit 22 (<i>Presence Detect State</i>) is changed. Write 1 to clear. A Presence Detect Changed event is triggered by either the SerDes Receiver Detect on the corresponding PEX 8548 downstream port, or by HP_PRSNTx# input on the corresponding PEX 8548 Hot Plug-capable downstream port.	Downstream	RWC	Yes	0				

Register 13-30. 80h Slot Status and Control (All Ports) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Reserved	Upstream; Downstream Non- Hot Plug-capable	RsvdP	No	0
20	Command Completed Set to 1 when the Hot Plug Controller on the corresponding PEX 8548 Hot Plug-capable downstream port slot completes an issued command to: • Attention Indicator Control (field [7:6]) • Power Indicator Control (field [9:8]) • Power Controller Control (bit 10)	Downstream Hot Plug-capable	RWC	Yes	0
	Reserved	0, 2, 10, 12, 13, 14	RsvdP	No	0
21	MRL Sensor State Reveals the corresponding PEX 8548 Hot Plugcapable downstream port MRL Sensor's current state. 0 = MRL Sensor is closed 1 = MRL Sensor is open	1, 8, 9	RO	No	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
22	Presence Detect State Indicates the presence of a downstream device, reflected by the logical OR of the corresponding downstream port's SerDes Receiver Detect, and, if present, the port's HP_PRSNTx# input (debounced). 0 = Slot is empty, or device is not present 1 = Slot is occupied, or device is present	Downstream	RO	No	0
23	Electromechanical Interlock Status Not supported		RsvdZ	No	0
	Not valid for the upstream port.	Upstream	RsvdP	No	0
24	Data Link Layer State Changed Set when the value reported in the Link Status register Data Link Layer Link Active bit changes. In response to a Data Link Layer State Changed event, software must read the Link Status register Data Link Layer Link Active bit to determine whether the link is active before initiating Configuration requests to the device.	Downstream	RWC	Yes	0
31:25	Reserved		RsvdZ	No	0-0h

13.10 Subsystem ID and Subsystem Vendor ID Capability Registers

This section details the PEX 8548 Subsystem ID and Subsystem Vendor ID Capability registers. Table 13-10 defines the register map.

Table 13-10. PEX 8548 Subsystem ID and Subsystem Vendor ID Capability Register Map (All Ports)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved	Next Capability Pointer (00h)	SSID/SSVID Capability ID (0Dh)	90h	
Subsystem ID	Subsystem Vendor ID			

Register 13-31. 90h Subsystem Capability (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	SSID/SSVID Capability ID Detects the SSID/SSVID registers for the PCI-to-PCI bridge. Set to 0Dh, as required by the <i>PCI-to-PCI Bridge r1.2</i> .	RO	Yes	0Dh
15:8	Next Capability Pointer 00h = Subsystem Capability is the last capability in the PEX 8548 port Capabilities list The PEX 8548 port Extended Capabilities list starts at offset 100h.	RO	Yes	00h
31:16	Reserved	RsvdP	No	0000h

Register 13-32. 94h Subsystem ID and Subsystem Vendor ID (All Ports)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
15:0	Subsystem Vendor ID The Vendor ID (offset 00h[15:0]) identifies the manufacturer of the PEX 8548 switch, and the Subsystem Vendor ID optionally identifies the board or system vendor. As with the Vendor ID value, the Subsystem Vendor ID value must be a valid PCI-SIG-assigned Vendor ID.	RO	Yes	10B5h
31:16	Subsystem ID The Device ID (offset 00h[31:16]) identifies the PEX 8548 switch, and optionally the Subsystem ID in combination with the Subsystem Vendor ID, uniquely identifies the board or system. The Subsystem ID value is chosen or assigned only by the "owner" of the valid Vendor ID value used for the Subsystem Vendor ID. If the board or system vendor is not a PCI-SIG member, PLX can assign, free of charge, a unique Subsystem ID value, in which case the Subsystem Vendor ID remains the PLX default value, 10B5h. The Subsystem Vendor ID and Subsystem ID values are usually identical for all PEX 8548 ports.	RO	Yes	8548h

Port Registers PLX Technology, Inc.

13.11 Device-Specific Registers (E0h to FCh)

Table 13-11 defines the Device-Specific registers at offsets E0h through FCh – registers that are unique to the PEX 8548 and not referenced in the *PCI Express Base r1.1*. Other Device-Specific registers are discussed in Section 13.16.

Table 13-11. Device-Specific Register Map, E0h to FCh (All Ports)

Hardwired Device ID	Hardwired Vendor ID		E0h
Reserved		PLX Hardwired Revision ID	E4h
Rese	erved	E8h –	FCh

Register 13-33. E0h PLX Hardwired Configuration ID (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	Hardwired Vendor ID Always returns the PLX PCI-SIG-assigned Vendor ID value, 10B5h.	RO	No	10B5h
31:16	Hardwired Device ID Always returns the PEX 8548 default Device ID value, 8548h.	RO	No	8548h

Register 13-34. E4h PLX Hardwired Revision ID (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Hardwired Revision ID Always returns the PEX 8548 default Revision ID value, AAh.	RO	No	Current Rev # (AAh)
31:8	Reserved	RsvdP	No	0000_00h

13.12 Device Serial Number Extended Capability Registers

This section details the PEX 8548 Device Serial Number Extended Capability registers. Table 13-12 defines the register map.

Table 13-12. PEX 8548 Device Serial Number Extended Capability Register Map (All Ports)

Next Capability Offset (FB4h)	Next Capability Offset (FB4h) Capability Version (1h) PCI Express Extended Capability ID (0003h)		100h
	Serial Numbe	er (Lower DW)	104h
	Serial Number	er (Upper DW)	108h
	Rese	rved 10Ch –	134h

Register 13-35. 100h Device Serial Number Enhanced Capability (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	PCI Express Extended Capability ID Set to 0003h, as required by the PCI Express Base r1.1.	RO	Yes	0003h
19:16	Capability Version Set to 1h, as required by the PCI Express Base r1.1.	RO	Yes	1h
31:20	Next Capability Offset Set to FB4h, which is the Advanced Error Reporting Enhanced Capability Header structure.	RO	Yes	FB4h

Register 13-36. 104h Serial Number (Lower DW) (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	PCI Express Device Serial Number (1st DW)			
31:0	Lower half of a 64-bit register. Value set by Serial EEPROM register initialization. Per the <i>PCI Express Base r1.1</i> , all switch ports must contain the same value. The Serial Number registers contain the IEEE-defined 64-bit Extended Unique Identifier (EUI-64 TM). The lower 24 bits are the Company ID value assigned by the IEEE registration authority, and the upper 40 bits are the Extension ID assigned by the identified Company.	RO	Yes	B500_0EDFh

Register 13-37. 108h Serial Number (Upper DW) (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0 I	PCI Express Device Serial Number (2nd DW) Upper half of a 64-bit register. Value set by Serial EEPROM register initialization. Per the <i>PCI Express Base r1.1</i> , all switch ports must contain the same value. The Serial Number registers contain the IEEE-defined 64-bit Extended Unique Identifier (EUI-64 TM). The lower 24 bits are the Company ID value assigned by the IEEE registration authority, and the upper 40 bits are the Extension ID	RO	Yes	AA_8548_10h

13.13 Power Budget Extended Capability Registers

This section details the PEX 8548 Power Budget Extended Capability registers. These registers work a bit differently than all the others, especially with respect to serial EEPROM Writes. When read, the register to be used is selected by writing to the **Data Select** register *Data Select* field (offset 13Ch[7:0]), then reading the indexed register in the **Power Budget Data** register. If these registers are to be used, the serial EEPROM must write values to them. Instead of the serial EEPROM writing the index and then the data sequence, the index and data sequence are merged into one Write at the **Data Select** register, with select in bits [7:0] and the actual data in bits [28:8]. Table 13-13 defines the register map.

Table 13-13. Power Budget Extended Capability Register Map (All Ports)

Next Capability Offset (148h)	Capability Version (1h)	PCI Express Extended Capability ID (0004h)		138h
	Reserved		Data Select	13Ch
	Power Bud	dget Data		140h
Power Budget Data Power Budget Capability			144h	

Register 13-38. 138h Power Budget Extended Capability Header (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	PCI Express Extended Capability ID Set to 0004h, as required by the PCI Express Base r1.1.	RO	Yes	0004h
19:16	Capability Version Set to 1h, as required by the PCI Express Base r1.1.	RO	Yes	1h
31:20	Next Capability Offset Set to 148h, which addresses the PEX 8548 Virtual Channel Extended Capability structure.	RO	Yes	148h

Register 13-39. 13Ch Data Select (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Data Select Indexes the Power Budget Data reported, by way of eight Power Budget Data registers per port, and selects the DWord of Power Budget data that appears in each Power Budget Data register. Index values start at 0, to select the first DWord of Power Budget data; subsequent DWords of Power Budget data are selected by increasing index values 1 to 7.	RW	Yes	00h
31:8	Reserved	RsvdP	No	0-0h

Register 13-40. 140h Power Budget Data (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
describ	There are eight registers per port that can be programmed, through the serial EEPROM es the power usage for a different operating condition. Each configuration is selected by elect field (offset 13Ch[7:0]).		_	
7:0	Base Power Eight registers/port. Specifies (in Watts) the base power value in the operating condition. This value must be multiplied by the Data Scale to produce the actual power consumption value.	RO	Yes	00h
9:8	Data Scale Specifies the scale to apply to the Base Power value. The device power consumption is determined by multiplying the <i>Base Power</i> field contents with the value corresponding to the encoding returned by this field. $00b = 1.0x$ $01b = 0.1x$ $10b = 0.01x$ $11b = 0.001x$	RO	Yes	00ъ
12:10	PM Sub-State 000b = Corresponding PEX 8548 port is in the default Power Management sub-state	RO	Yes	000b
14:13	PM State Current Device Power Management (PM) state. 00b = D0 Device PM state 11b = D3 Device PM state All other encodings are reserved.	RO	Yes	00ь
17:15	Type Type of operating condition. 000b = PME Auxiliary 001b = Auxiliary 010b = Idle 011b = Sustained 111b = Maximum All other encodings are <i>reserved</i> .	RO	Yes	000Ь
20:18	Power Rail Power Rail of operating condition. 000b = Power 12V 001b = Power 3.3V 010b = Power 1.8V 111b = Thermal All other encodings are <i>reserved</i> .	RO	Yes	000Ь
31:21	Reserved	RsvdP	No	0-0h

Register 13-41. 144h Power Budget Capability (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	System Allocated 1 = Power budget for the device is included within the system power budget	HwInit	Yes	1
31:1	Reserved	RsvdP	No	0-0h

Port Registers PLX Technology, Inc.

13.14 Virtual Channel Extended Capability Registers

This section details the PEX 8548 Virtual Channel Extended Capability registers. These registers are duplicated for each port. Table 13-14 defines the register map for one port.

Table 13-14. PEX 8548 Virtual Channel Extended Capability Register Map (All Ports)

Next Capability Offset (000h)	Capability Version (1h)	PCI Express Extended Capability ID (0002h)	148h
	Port VC C	Capability 1	14Ch
	Port VC C	Capability 2	150h
Port VC Status (Reserved))	Port VC Control	154h
	VC0 Resour	ce Capability	158h
	VC0 Resou	irce Control	15Ch
VC0 Resource Status		Reserved	160h
	Rese	<i>erved</i> 164h –	1A4h

Register 13-42. 148h Virtual Channel Extended Capability (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	PCI Express Extended Capability ID Set to 0002h, as required by the PCI Express Base r1.1.	RO	Yes	0002h
19:16	Capability Version Set to 1h, as required by the PCI Express Base r1.1.	RO	Yes	1h
31:20	Next Capability Offset Cleared to 000h, indicating that the Virtual Channel Extended Capability is the last extended capability in the port Extended Capability list.	RO	Yes	000h

Register 13-43. 14Ch Port VC Capability 1 (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Extended VC Count 0 = PEX 8548 port supports only Virtual Channel 0 1 = Reserved	RO	No	0
3:1	Reserved	RsvdP	No	000b
4	Low-Priority Extended VC Count For Strict Priority arbitration, indicates the number of extended Virtual Channels (those in addition to Virtual Channel 0) that belong to the Low-Priority Virtual Channel group for this PEX 8548 port. 0 = For this PEX 8548 port, only Virtual Channel 0 belongs to the Low-Priority Virtual Channel group 1 = Reserved, because the PEX 8548 supports only one VC	RO	No	0
7:5	Reserved	RsvdP	No	000b
9:8	Reference Clock Cleared to 00b.	RsvdP	No	00b
11:10	Port Arbitration Table Entry Size 10b = Port Arbitration Table entry size is 4 bits	RO	No	10b
31:12	Reserved	RsvdP	No	0-0h

Register 13-44. 150h Port VC Capability 2 (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	VC Arbitration Capability 1 = Indicates Round-Robin (Hardware-Fixed) Arbitration scheme is supported	RO	No	0
31:1	Reserved	RsvdP	No	0-0h

Register 13-45. 154h Port VC Status and Control (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Port VC Control			
0	Load VC Arbitration Table Writing 1 updates the VC Arbitration Table for the corresponding PEX 8548 port. Reads always return 0.	RsvdP	No	0
1	VC Arbitration Select Selects the VC arbitration type for the corresponding PEX 8548 port. Indicates the bit number of the Port VC Capability 2 register <i>VC Arbitration Capability</i> bit (offset 150h[0]), that corresponds to a supported arbitration type. 0 = Bit 0; Round-Robin (Hardware-Fixed) arbitration scheme 1 = Reserved	RW	Yes	0
15:2	Reserved	RsvdP	No	0-0h
	Port VC Status	-		
16	VC Arbitration Table Status Reserved	RsvdP	No	0
31:17	Reserved	RsvdP	No	0-0h

Register 13-46. 158h VC0 Resource Capability (All Ports)

Bit(s)	Description		Serial EEPROM and I ² C	Default
1:0	Port Arbitration Capability Bit 0 = 1 - Non-configurable Round-Robin (Hardware-Fixed) Arbitration Bit 1 = 1 - Weighted Round-Robin (WRR) arbitration with 32 phases	RO	Yes	11b
13:2	Reserved	RsvdP	No	0-0h
14	Advanced Packet Switching		No	0
15	Reject Snoop Transactions Not a PCI Express switch feature; therefore, cleared to 0.	RsvdP	No	0
22:16	Maximum Time Slots Cleared to 000 0000b.		No	000_0000Ь
23	Reserved	RsvdP	No	0
31:24	Port Arbitration Table Offset Offset of the Port Arbitration Table, as the number of DQWords from the Base address of the Virtual Channel Capability structure. 00h = Port Arbitration Table is not present 06h = Port Arbitration Table is located at register offset 1A8h (148h + 6 * 4 DWords) Note: For further details, refer to Section 13.15.	RO	Yes	06h

Register 13-47. 15Ch VC0 Resource Control (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	TC/VC0 Map Defines Traffic Classes [7:0], respectively, and indicates which TCs are mapped	RO	Yes	1
7:1	into Virtual Channel 0. Traffic Class 0 (TC0) must be mapped to Virtual Channel 0. By default, Traffic Classes [7:1] are mapped to VC0.	RW	Yes	7Fh
15:8	Reserved	RsvdP	No	00h
16	Load Port Arbitration Table	RW	Yes	0
19:17	Port Arbitration Select Selects the Port Arbitration type for the corresponding PEX 8548 port. Indicates the bit number in the VC0 Resource Capability register <i>Port Arbitration Capability</i> field (offset 158h[1:0]) that corresponds to the arbitration type. 0 = Round-Robin (Hardware-Fixed) arbitration scheme 1 = Weighted Round-Robin with 32 Phases		Yes	000Ь
23:20	Reserved	RsvdP	No	0-0h
24	VC0 ID Defines the corresponding PEX 8548 port Virtual Channel 0 ID code. Cleared to 0, because there is only one Virtual Channel.	RO	No	0
30:25	Reserved	RsvdP	No	0-0h
31	VC0 Enable 0 = Not allowed 1 = Enables the corresponding PEX 8548 port Virtual Channel 0	RO	No	1

Register 13-48. 160h VC0 Resource Status (All Ports)

Bi	it(s)	Description	Туре	Serial EEPROM and I ² C	Default
1.	5:0	Reserved	RsvdP	No	0000h
	16	Port Arbitration Table Status 0 = Hardware has finished loading values stored in the Port Arbitration Table after software sets the VC0 Resource Control register Load Port Arbitration Table bit (offset 15Ch[16]=1) 1 = An entry of the Port Arbitration Table was written to by software	RO	No	0
	17	VC0 Negotiation Pending 0 = VC0 negotiation completed 1 = VC0 initialization is not complete for the corresponding PEX 8548 port	RO	Yes	1
31	1:18	Reserved	RsvdP	No	0-0h

13.15 **Port Arbitration Registers**

This section details the PEX 8548 Port Arbitration registers. Port Arbitration Table phases are used to determine the weighting of the ports during "Weighted Round-Robin with 32 Phases" port arbitration. Table 13-15 defines the register map.

Note: The Port Arbitration Table is used only when Weighted Round-Robin with 32-phase Port Arbitration is selected, by way of the VC0 Resource Control register Port Arbitration Select field (offset 15Ch[19:17]).

 Table 13-15.
 Port Arbitration Table Register Map (Only Upstream Port)

Reserved							1B8h –	1BCh
Phase 31	Phase 30	Phase 29	Phase 28	Phase 27	Phase 26	Phase 25	Phase 24	1B4h
Phase 23	Phase 22	Phase 21	Phase 20	Phase 19	Phase 18	Phase 17	Phase 16	1B0h
Phase 15	Phase 14	Phase 13	Phase 12	Phase 11	Phase 10	Phase 9	Phase 8	1ACh
Phase 7	Phase 6	Phase 5	Phase 4	Phase 3	Phase 2	Phase 1	Phase 0	1A8h
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0	

Register 13-49. 1A8h Port Arbitration Table Phases 0 to 7 (Only Upstream Port, *Reserved* (RsvdP) for All Other Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default				
Note: The fields within this register are valid only on the upstream port, and reserved on the downstream ports.									
3:0	Port Arbitration Table Phase 0	Upstream (refer to Note)	RW	Yes	0h				
	Reserved	Downstream	RsvdP	No	Oh				
7:4	Port Arbitration Table Phase 1	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
11:8	Port Arbitration Table Phase 2	Upstream (refer to Note)	RW	Yes	0h				
	Reserved	Downstream	RsvdP	No	0h				
15:12	Port Arbitration Table Phase 3	Upstream (refer to Note)	RW	Yes	0h				
	Reserved	Downstream	RsvdP	No	Oh				
19:16	Port Arbitration Table Phase 4	Upstream (refer to Note)	RW	Yes	0h				
	Reserved	Downstream	RsvdP	No	0h				
23:20	Port Arbitration Table Phase 5	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
27:24	Port Arbitration Table Phase 6	Upstream (refer to Note)	RW	Yes	0h				
	Reserved	Downstream	RsvdP	No	Oh				
31:28	Port Arbitration Table Phase 7	Upstream (refer to Note)	RW	Yes	0h				
	Reserved	Downstream	RsvdP	No	Oh				

Register 13-50. 1ACh Port Arbitration Table Phases 8 to 15 (Only Upstream Port, *Reserved* (RsvdP) for All Other Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default				
Note: 7	ote: The fields within this register are valid only on the upstream port, and reserved on the downstream ports.								
3:0	Port Arbitration Table Phase 8	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
7:4	Port Arbitration Table Phase 9	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
11:8	Port Arbitration Table Phase 10	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
15:12	Port Arbitration Table Phase 11	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
19:16	Port Arbitration Table Phase 12	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
23:20	Port Arbitration Table Phase 13	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
27:24	Port Arbitration Table Phase 14	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
31:28	Port Arbitration Table Phase 15	Upstream (refer to Note)	RW	Yes	0h				
21.20	Reserved	Downstream	RsvdP	No	0h				

Register 13-51. 1B0h Port Arbitration Table Phases 16 to 23 (Only Upstream Port, *Reserved* (RsvdP) for All Other Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default				
Note: The fields within this register are valid only on the upstream port, and reserved on the downstream ports.									
3:0	Port Arbitration Table Phase 16	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
7:4	Port Arbitration Table Phase 17	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
11:8	Port Arbitration Table Phase 18	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	Oh				
15:12	Port Arbitration Table Phase 19	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	Oh				
19:16	Port Arbitration Table Phase 20	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				
23:20	Port Arbitration Table Phase 21	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	Oh				
27:24	Port Arbitration Table Phase 22	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	Oh				
31:28	Port Arbitration Table Phase 23	Upstream (refer to Note)	RW	Yes	Oh				
	Reserved	Downstream	RsvdP	No	0h				

Register 13-52. 1B4h Port Arbitration Table Phases 24 to 31 (Only Upstream Port, *Reserved* (RsvdP) for All Other Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default			
Note: The fields within this register are valid only on the upstream port, and reserved on the downstream ports.								
3:0	Port Arbitration Table Phase 24	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	Oh			
7:4	Port Arbitration Table Phase 25	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	Oh			
11:8	Port Arbitration Table Phase 26	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	Oh			
15:12	Port Arbitration Table Phase 27	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	Oh			
19:16	Port Arbitration Table Phase 28	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	Oh			
23:20	Port Arbitration Table Phase 29	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	0h			
27:24	Port Arbitration Table Phase 30	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	0h			
31:28	Port Arbitration Table Phase 31	Upstream (refer to Note)	RW	Yes	0h			
	Reserved	Downstream	RsvdP	No	Oh			

13.16 Device-Specific Registers (1C0h to FB0h)

Table 13-16 defines Device-Specific registers at offsets 1C0h to FB0h – registers that are unique to the PEX 8548 and not referenced in the *PCI Express Base r1.1*. Other Device-Specific registers are discussed in Section 13.11.

Note: This register group is accessed using a Memory-Mapped cycle. It is recommended that these register values not be changed.

Table 13-16. Device-Specific Register Map, 1C0h to FB0h

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Device-Specific Registers – Error Checking and Debug	1C0h 1FCh
Device-Specific Registers – Physical Layer	200h 28Ch
Device-Specific Registers – I ² C Interface	290h 2C4h
Device-Specific Registers – Bus Number CAM	2C8h 304h
Device-Specific Registers – I/O CAM	308h 344h
Device-Specific Registers – Address-Mapping CAM	348h 548h
Reserved 54Ch -	- 63Ch
Factory Test Only 640h	– - 65Ch
Device-Specific Registers – Ingress Control and Port Enable	660h 67Ch
Device-Specific Registers – I/O CAM Base and Limit Upper 16 Bits	680h 6BCh
Device-Specific Registers – Base Address Shadow	6C0h 73Ch

Table 13-16. Device-Specific Register Map, 1C0h to FB0h (Cont.)

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	
	Daviga Specific Pagistars She	odow Vietual Channal Canabil	itu	740h
	Device-Specific Registers – Sha	idow virtuai Chaimei Capaon.	щу	83Cl
	Rese	erved	840h	- 93Cl
				940h
	Device-Specific Registers	s – Ingress Credit Handler		
				B80h
	Rese	erved	B84h	– DFC
				E00h
	Device-Specific Registers -	- Port Configuration Header		
				E3Cl
				F10h
	Device-Specific Registers – Sou	rce Queue Weight and Soft Er	ror	•••
				FB0l

13.16.1 Device-Specific Registers – Error Checking and Debug

Table 13-17. Device-Specific Error Checking and Debug Register Map (Ports^a)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	Device-Specific Error Status for Egress ECC Error				
	Device-Specific Error Mask for Egress ECC Error				
	ECC Error Cl	heck Disable		1C8h	
	Error Handler 32-Bit Error	Status (Factory Test Only)		1CCl	
	Error Handler 32-Bit Error	Mask (Factory Test Only)		1D0h	
	Factory T	Test Only	1D4h –	1D8h	
	Debug Control			1DCh	
	Power Management Hot	Plug User Configuration		1E0h	
R	Reserved	Egress Control and Status		1E4h	
	Bad TLI	P Count		1E8h	
	Bad DLL	.P Count		1ECh	
	Egress Performance Cou	nter (Factory Test Only)		1F0h	
;	Station 0/1 Lane Status/Software PI	EX_PORT_GOODx# LED Control		1F4h	
Reserved	A	CK Transmission Latency Limit		1F8h	
	Factory T	Test Only		1FCh	

a. Certain registers are port-specific, some are station-specific, and some are chip-specific; all are device-specific.

Register 13-53. 1C0h Device-Specific Error Status for Egress ECC Error (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default		
	Note: The bits in this register can be masked by their respective bits in the Device-Specific Error Mask for Egress ECC Error register (Port 0, 8, or 12, offset 1C4h).					
0	Station 0 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0		
1	Station 0 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0		
2	Station 1 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0		
3	Station 1 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0		
4	Station 2 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0		
5	Station 2 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0		
6	Station 0 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0		
7	Station 0 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0		

Register 13-53. 1C0h Device-Specific Error Status for Egress ECC Error (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
8	Station 1 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
9	Station 1 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
10	Station 2 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
11	Station 2 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
12	Station 0 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
13	Station 0 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
14	Station 0 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
15	Station 1 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0

Register 13-53. 1C0h Device-Specific Error Status for Egress ECC Error (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
16	Station 1 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
17	Station 1 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
18	Station 2 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
19	Station 2 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
20	Station 2 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Detected 0 = No overflow detected 1 = 1-bit Soft Error Tracking Counter overflow detected	RWCS	Yes	0
21	Station 0 Packet RAM Instance 0 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
22	Station 0 Packet RAM Instance 1 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
23	Station 0 Packet RAM Instance 2 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0

Register 13-53. 1C0h Device-Specific Error Status for Egress ECC Error (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
24	Station 1 Packet RAM Instance 0 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
25	Station 1 Packet RAM Instance 1 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
26	Station 1 Packet RAM Instance 2 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
27	Station 2 Packet RAM Instance 0 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
28	Station 2 Packet RAM Instance 1 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
29	Station 2 Packet RAM Instance 2 Read Detected 2-Bit Soft Error 0 = No error detected 1 = Read detected 2-Bit Soft error	RWCS	Yes	0
30	Ingress Link List RAM Read Detected 1-Bit ECC Error 0 = No error detected 1 = Read detected 1-Bit ECC error	RWCS	Yes	0
31	Ingress Link List RAM Read Detected 2-Bit ECC Error 0 = No error detected 1 = Read detected 2-Bit ECC error	RWCS	Yes	0

Register 13-54. 1C4h Device-Specific Error Mask for Egress ECC Error (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default		
	Note: The bits in this register can be used to mask their respective bits in the Device-Specific Error Status for Egress ECC Error egister (Port 0, 8, or 12, offset 1C0h).					
0	Station 0 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 0 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1		
1	Station 0 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 0 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1		
2	Station 1 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 1 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1		
3	Station 1 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 1 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1		
4	Station 2 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 2 Packet Link List RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1		
5	Station 2 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 2 Packet Link List RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1		
6	Station 0 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 0 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1		
7	Station 0 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 0 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1		

Register 13-54. 1C4h Device-Specific Error Mask for Egress ECC Error (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
8	Station 1 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 1 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
9	Station 1 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 1 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
10	Station 2 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 2 Packet Link List RAM Instance 0 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
11	Station 2 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 2 Packet Link List RAM Instance 1 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
12	Station 0 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 0 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
13	Station 0 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 0 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
14	Station 0 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 0 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
15	Station 1 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 1 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1

Register 13-54. 1C4h Device-Specific Error Mask for Egress ECC Error (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
16	Station 1 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 1 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
17	Station 1 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 1 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
18	Station 2 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 2 Packet RAM Instance 0 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
19	Station 2 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 2 Packet RAM Instance 1 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
20	Station 2 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Mask 0 = No effect on reporting activity 1 = Station 2 Packet RAM Instance 2 1-Bit Soft Error Tracking Counter Overflow Detected bit is masked/disabled	RWS	Yes	1
21	Station 0 Packet RAM Instance 0 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 0 Packet RAM Instance 0 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
22	Station 0 Packet RAM Instance 1 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 0 Packet RAM Instance 1 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
23	Station 0 Packet RAM Instance 2 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 0 Packet RAM Instance 2 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1

Register 13-54. 1C4h Device-Specific Error Mask for Egress ECC Error (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
24	Station 1 Packet RAM Instance 0 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 1 Packet RAM Instance 0 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
25	Station 1 Packet RAM Instance 1 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 1 Packet RAM Instance 1 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
26	Station 1 Packet RAM Instance 2 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 1 Packet RAM Instance 2 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
27	Station 2 Packet RAM Instance 0 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 2 Packet RAM Instance 0 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
28	Station 2 Packet RAM Instance 1 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 2 Packet RAM Instance 1 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
29	Station 2 Packet RAM Instance 2 Read Detected 2-Bit Soft Error Mask 0 = No effect on reporting activity 1 = Station 2 Packet RAM Instance 2 Read Detected 2-Bit Soft Error bit is masked/disabled	RWS	Yes	1
30	Ingress Link List RAM Read Detected 1-Bit ECC Error Mask 0 = No effect on reporting activity 1 = Ingress Link List RAM Read Detected 1-Bit ECC Error bit is masked/disabled	RWS	Yes	1
31	Ingress Link List RAM Read Detected 2-Bit ECC Error Mask 0 = No effect on reporting activity 1 = Ingress Link List RAM Read Detected 2-Bit ECC Error bit is masked/disabled	RWS	Yes	1

Register 13-55. 1C8h ECC Error Check Disable (Only Port 0)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	ECC 1-Bit Error Check Disable			
0	0 = RAM 1-Bit Soft Error Check enabled	RWS	Yes	0
	1 = Disables RAM 1-Bit Soft Error Check			
	ECC 2-Bit Error Check Disable			
1	0 = RAM 2-Bit Soft Error Check enabled	RWS	Yes	0
	1 = Disables RAM 2-Bit Soft Error Check			
	Software Force Error Enable			
2	1 = Correctable Error Status and Uncorrectable Error Status registers	RWS	Yes	0
	(offsets FC4h and FB8h, respectively) change from RWCS to RW			
	Software Force Non-Posted Request			
3	1 = Enables handling of errors associated with Posted TLPs as if those errors are associated with Non-Posted TLPs	RWS	Yes	0
	Enable PEX_INTA# Ball for Hot Plug or Link State Event			
4	0 = Hot Plug or Link State Event Interrupt requests send an INT <i>x</i> message (and do not assert PEX_INTA#)	RWS	Yes	0
	1 = Hot Plug or Link State Event Interrupt requests assert PEX_INTA# (and do not send an INTx message)			
31:5	Reserved	RsvdP	No	0-0h

Register 13-56. 1CCh Error Handler 32-Bit Error Status (Factory Test Only)

Bit(s)	Description	Bit Exists Only on Ports	Туре	Serial EEPROM and I ² C	Default
Notes: A	ll errors in this register generate MSI/INTx interrupts, if end	ıbled.			
The bits in	a this register can be masked by their respective bits in the $oldsymbol{\it E}$	error Handler 32-B	it Error Masi	k register (offset	1D0h).
0	Completion FIFO Overflow Status 0 = No overflow detected 1 = Completion FIFO overflow detected when 4-deep Completion FIFO for ingress, or 1-deep Completion FIFO for egress, overflows	0, 1, 2, 8, 9, 10, 12, 13, 14	RWCS	Yes	0
1	Header Shadow FIFO Overflow Status 0 = No overflow detected 1 = Header Shadow FIFO overflow detected when 4-deep ingress Header Shadow FIFO overflows	0, 1, 2, 8, 9, 10, 12, 13, 14	RWCS	Yes	0
2	Factory Test Only		RWCS	No	0
3	Reserved		RsvdP	No	0
4	Destination Queue Link List RAM 2-Bit Error for Instance 0 0 = No error detected 1 = Destination Queue Link List RAM 2-bit error detected	0, 8,12	RWCS	Yes	0
5	Destination Queue Link List RAM 2-Bit Error for Instance 1 0 = No error detected 1 = Destination Queue Link List RAM 2-bit error detected	0, 8,12	RWCS	Yes	0
6	Destination Queue Link List RAM 1-Bit Error Detected for Instance 0 0 = No error detected 1 = Destination Queue Link List RAM 1-bit error detected	0, 8,12	RWCS	Yes	0
7	Destination Queue Link List RAM 1-Bit Error Detected for Instance 1 0 = No error detected 1 = Destination Queue Link List RAM 1-bit error detected	0, 8,12	RWCS	Yes	0

Register 13-56. 1CCh Error Handler 32-Bit Error Status (Factory Test Only) (Cont.)

Bit(s)	Description	Bit Exists Only on Ports	Type	Serial EEPROM and I ² C	Default
8	Source Queue Link List RAM 1-Bit Error Counter Overflow 0 = No error detected 1 = Source Queue Link List RAM 1-bit error detected	0, 8,12	RWCS	Yes	0
9	Source Queue Link List RAM 2-Bit Error 0 = No error detected 1 = Source Queue Link List RAM 2-bit error detected	0, 8,12	RWCS	Yes	0
10	32 Entry Retry Buffer 1-Bit Error Counter Overflow 0 = No error detected 1 = 32 Entry Retry Buffer 1-bit error detected	0, 8,12	RWCS	Yes	0
11	32 Entry Retry Buffer 2-Bit ECC Error 0 = No error detected 1 = 32 Entry Retry Buffer 1-bit error detected	0, 8,12	RWCS	Yes	0
12	Scheduler RAM 2-Bit ECC Error for Station 0 0 = No error detected 1 = Scheduler RAM 2-bit ECC error detected	0, 8,12	RWCS	Yes	0
13	Scheduler RAM 2-Bit ECC Error for Station 1 0 = No error detected 1 = Scheduler RAM 2-bit ECC error detected	0, 8,12	RWCS	Yes	0
14	Scheduler RAM 2-Bit ECC Error for Station 2 0 = No error detected 1 = Scheduler RAM 2-bit ECC error detected	0, 8, 12	RWCS	Yes	0
15	Reserved		RsvdP	No	0

Register 13-56. 1CCh Error Handler 32-Bit Error Status (Factory Test Only) (Cont.)

Bit(s)	Description	Bit Exists Only on Ports	Туре	Serial EEPROM and I ² C	Default
16	Scheduler RAM 1-Bit ECC Error Detected for Station 0 0 = No error detected 1 = Scheduler RAM 1-bit ECC error detected	0, 8,12	RWCS	Yes	0
17	Scheduler RAM 1-Bit ECC Error Detected for Station 1 0 = No error detected 1 = Scheduler RAM 1-bit ECC error detected	0, 8,12	RWCS	Yes	0
18	Scheduler RAM 1-Bit ECC Error Detected for Station 2 0 = No error detected 1 = Scheduler RAM 1-bit ECC error detected	0, 8, 12	RWCS	Yes	0
19	Reserved		RsvdP	No	0
20	TLP ID RAM 2-Bit ECC Error for Station 0 0 = No error detected 1 = TLP ID RAM 2-bit ECC error detected	0, 8,12	RWCS	Yes	0
21	TLP ID RAM 2-Bit ECC Error for Station 1 0 = No error detected 1 = TLP ID RAM 2-bit ECC error detected	0, 8,12	RWCS	Yes	0
22	TLP ID RAM 2-Bit ECC Error for Station 2 0 = No error detected 1 = TLP ID RAM 2-bit ECC error detected	0, 8, 12	RWCS	Yes	0
23	Reserved		RsvdP	No	0
24	TLP ID RAM 1-Bit ECC Error Counter Overflow for Station 0 0 = No error detected 1 = TLP ID RAM 1-bit ECC Error Counter overflow detected	0, 8,12	RWCS	Yes	0
25	TLP ID RAM 1-Bit ECC Error Counter Overflow for Station 1 0 = No error detected 1 = TLP ID RAM 1-bit ECC Error Counter overflow detected	0, 8,12	RWCS	Yes	0
26	TLP ID RAM 1-Bit ECC Error Counter Overflow for Station 2 0 = No error detected 1 = TLP ID RAM 1-bit ECC Error Counter overflow detected	0, 8, 12	RWCS	Yes	0
31:27	Reserved		RsvdP	No	0-0h

Register 13-57. 1D0h Error Handler 32-Bit Error Mask (Factory Test Only)

Bit(s)	Description	Bit Exists Only on Ports	Туре	Serial EEPROM and I ² C	Default
Note: En	rror logging is enabled in this register, by default.				
The bits in	this register can be used to mask their respective bits in the ${\it En}$	ror Handler 32	-Bit Error St	t <mark>atus</mark> register (offse	et 1CCh).
0	Completion FIFO Overflow Mask 0 = If enabled, error generates MSI/INTx interrupt 1 = Completion FIFO Overflow Status bit is masked/disabled	0, 1, 2, 8, 9, 10, 12, 13, 14	RWS	Yes	1
1	Header Shadow FIFO Overflow Mask 0 = No effect on reporting activity 1 = Header Shadow FIFO Overflow Status bit is masked/disabled	0, 1, 2, 8, 9, 10, 12, 13, 14	RWS	Yes	1
2	Factory Test Only		RWS	Yes	1
3	Reserved		RsvdP	No	0
4	Destination Queue Link List RAM 2-Bit Error Mask for Instance 0 0 = No effect on reporting activity 1 = Destination Queue Link List RAM 2-Bit Error for Instance 0 bit is masked/disabled	0, 8,12	RWS	Yes	1
5	Destination Queue Link List RAM 2-Bit Error Mask for Instance 1 0 = No effect on reporting activity 1 = Destination Queue Link List RAM 2-Bit Error for Instance 1 bit is masked/disabled	0, 8,12	RWS	Yes	1
6	Destination Queue Link List RAM 1-Bit Error Counter Overflow Mask for Instance 0 0 = No effect on reporting activity 1 = Destination Queue Link List RAM 1-Bit Error Detected for Instance 0 bit is masked/disabled	0, 8,12	RWS	Yes	1
7	Destination Queue Link List RAM 1-Bit Error Counter Overflow Mask for Instance 1 0 = No effect on reporting activity 1 = Destination Queue Link List RAM 1-Bit Error Detected for Instance 1 bit is masked/disabled	0, 8,12	RWS	Yes	1

Register 13-57. 1D0h Error Handler 32-Bit Error Mask (Factory Test Only) (Cont.)

Bit(s)	Description	Bit Exists Only on Ports	Туре	Serial EEPROM and I ² C	Default
8	Source Queue Link List RAM 1-Bit Error Counter Overflow Mask 0 = No effect on reporting activity 1 = Source Queue Link List RAM 1-Bit Error Counter Overflow bit is masked/disabled	0, 8,12	RWS	Yes	1
9	Source Queue Link List RAM 2-Bit Error Mask 0 = No effect on reporting activity 1 = Source Queue Link List RAM 2-Bit Error bit is masked/disabled	0, 8,12	RWS	Yes	1
10	32 Entry Retry Buffer 1-Bit Error Counter Overflow Mask 0 = No effect on reporting activity 1 = 32 Entry Retry Buffer 1-Bit Error Counter Overflow bit is masked/disabled	0, 8,12	RWS	Yes	1
11	32 Entry Retry Buffer 2-Bit ECC Error Mask 0 = No effect on reporting activity 1 = 32 Entry Retry Buffer 2-Bit ECC Error bit is masked/disabled	0, 8,12	RWS	Yes	1
12	Scheduler RAM 2-Bit ECC Error Mask for Station 0 0 = No effect on reporting activity 1 = Scheduler RAM 2-Bit ECC Error for Station 0 bit is masked/disabled	0, 8,12	RWS	Yes	1
13	Scheduler RAM 2-Bit ECC Error Mask for Station 1 0 = No effect on reporting activity 1 = Scheduler RAM 2-Bit ECC Error for Station 1 bit is masked/disabled	0, 8,12	RWS	Yes	1
14	Scheduler RAM 2-Bit ECC Error Mask for Station 2 0 = No effect on reporting activity 1 = Scheduler RAM 2-Bit ECC Error for Station 2 bit is masked/disabled	0, 8, 12	RWS	Yes	1
15	Reserved		RsvdP	No	0

Register 13-57. 1D0h Error Handler 32-Bit Error Mask (Factory Test Only) (Cont.)

Bit(s)	Description	Bit Exists Only on Ports	Туре	Serial EEPROM and I ² C	Default
16	Scheduler RAM 1-Bit ECC Error Counter Overflow Mask for Station 0 0 = No effect on reporting activity 1 = Scheduler RAM 1-Bit ECC Error Detected for Station 0 bit is masked/disabled	0, 8,12	RWS	Yes	1
17	Scheduler RAM 1-Bit ECC Error Counter Overflow Mask for Station 1 0 = No effect on reporting activity 1 = Scheduler RAM 1-Bit ECC Error Detected for Station 1 bit is masked/disabled	0, 8,12	RWS	Yes	1
18	Scheduler RAM 1-Bit ECC Error Counter Overflow Mask for Station 2 0 = No effect on reporting activity 1 = Scheduler RAM 1-Bit ECC Error Detected for Station 2 bit is masked/disabled	0, 8, 12	RWS	Yes	1
19	Reserved		RsvdP	No	0
20	TLP ID RAM 2-Bit ECC Error Mask for Station 0 0 = No effect on reporting activity 1 = TLP ID RAM 2-Bit ECC Error for Station 0 bit is masked/disabled	0, 8,12	RWS	Yes	1
21	TLP ID RAM 2-Bit ECC Error Mask for Station 1 0 = No effect on reporting activity 1 = TLP ID RAM 2-Bit ECC Error for Station 1 bit is masked/disabled	0, 8,12	RWS	Yes	1
22	TLP ID RAM 2-Bit ECC Error Mask for Station 2 0 = No effect on reporting activity 1 = TLP ID RAM 2-Bit ECC Error for Station 2 bit is masked/disabled	0, 8, 12	RWS	Yes	1
23	Reserved		RsvdP	No	0
24	TLP ID RAM 1-Bit ECC Error Counter Overflow Mask for Station 0 0 = No effect on reporting activity 1 = TLP ID RAM 1-Bit ECC Error Counter Overflow for Station 0 bit is masked/disabled	0, 8,12	RWS	Yes	1
25	TLP ID RAM 1-Bit ECC Error Counter Overflow Mask for Station 1 0 = No effect on reporting activity 1 = TLP ID RAM 1-Bit ECC Error Counter Overflow for Station 1 bit is masked/disabled	0, 8,12	RWS	Yes	1
26	TLP ID RAM 1-Bit ECC Error Counter Overflow Mask for Station 2 0 = No effect on reporting activity 1 = TLP ID RAM 1-Bit ECC Error Counter Overflow for Station 2 bit is masked/disabled	0, 8, 12	RWS	Yes	1
31:27	Reserved		RsvdP	No	0-0h

Register 13-58. 1DCh Debug Control (Only Port 0)

Bit(s)		Description	1	Туре	Serial EEPROM and I ² C	Default
3:0	Factory Test Only			RO	No	1111b
6:4	Reserved			RsvdP	No	000ь
7	Factory Test Only			RWS	Yes	0
	Upstream Port ID Upstream Port Number STRAP_UPSTRM_PC When bit 15 (Software software is not allowed) When the Software Con	ORTSEL[3:0] balls, at land Configuration Control to change this value.	Reset de-assertion. (1) is cleared to 0,	RO	Yes	Set by
11:8	Upstream Port Number Note: Port 0 is recom Oh = Port 0 1h = Port 1 2h = Port 2 3h to 7h = Reserved	can be set by software	e.	RW	Yes	Strapping ball levels
13:12	Reserved			RsvdP	No	00b
14	Factory Test Only			RWS	Yes	0
15	Software Configuration 0 = External Straps control 1 = Software can control	ntrol the upstream port		RWS	Yes	0

Register 13-58. 1DCh Debug Control (Only Port 0) (Cont.)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
16	Upstream Hot Reset Control 0 = Assert Hot Reset 1 = Assert Secondary Bus Reset	RWS	Yes	0
	Note: Only a Fundamental Reset serial EEPROM load affects this bit.			
15	Disable Serial EEPROM Load on Hot Reset Disable Serial EEPROM Load on upstream port Hot Reset or <i>DL_Down</i> state.	DIVIG		
17	0 = Enables serial EEPROM load upon upstream port Hot Reset or <i>DL_Down</i> state 1 = Disables serial EEPROM load upon upstream port Hot Reset or <i>DL_Down</i> state	RWS	Yes	0
19:18	Reserved	RO	No	11b
20	Upstream Port DL_Down Reset Propagation Disable Setting this bit enables the upstream port to ignore a Hot Reset training sequence, blocks the PEX 8548 from manifesting an internal reset due to a DL_Down event, and prevents the downstream ports from issuing a Hot Reset to downstream devices when either a Hot Reset or DL_Down event occurs on the upstream link.	RWS	Yes	0
21	Cut-Thru Enable Enables Cut-Thru support. 0 = Disables Cut-Thru 1 = Enables Cut-Thru	RWS	Yes	1
23:22	Factory Test Only	RWS	Yes	00b
29:24	Reserved	RsvdP	No	10h
	On-Board SerDes Port Status Control			
30	0 = Physical Layer controls on-board SerDes Port Status LED 1 = Software-driven value to the Station 0/1 Lane Status/Software PEX_PORT_GOODx# LED Control register <i>Port LED Status Control</i> field (Port 0, offset 1F4h[8:0]) controls the PEX_PORT_GOOD[14:12, 10:8, 2:0]# output states	RWS	Yes	0
31	Reserved	RsvdP	No	0

Register 13-59. 1E0h Power Management Hot Plug User Configuration (All Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
0	L0s Entry Idle Count Time to meet to enter the L0s Link PM state. $0 = \text{Idle condition lasts for 1 } \mu \text{s}$ $1 = \text{Idle condition lasts for 4 } \mu \text{s}$		RW	Yes	0
1	L1 Upstream Port Receiver Idle Count For active L1 Link PM state entry. 0 = Upstream port receiver remains idle for 2 μs 1 = Upstream port receiver remains idle for 3 μs		RW	Yes	0
2	HPC PME Turn-Off Enable 1 = PME Turn-Off message is transmitted before the Port is on a downstream Port	turned Off	RW	Yes	0
4:3	HPC T_{pepv} Delay Slot power-applied to power-valid delay time. 00b = 16 ms (default) 01b = 32 ms 10b = 64 ms 11b = 128 ms		RO	Yes	00ъ
5	Factory Test Only		RO	Yes	0
	Reserved	Upstream	RsvdP	No	0
6	HPC T_{pvperl} Delay Downstream port power-valid to reset signal release time. $0 = 20 \text{ ms}$ $1 = 100 \text{ ms}$ (default)	Downstream	RO	Yes	1
	Reserved	Upstream	RsvdP	No	0
7	Disable PCI PM L1 Entry 0 = Enables upstream port entry into the L1 Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b] 1 = Disables upstream port entry into the L1 Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b]	Downstream	RW	Yes	0

Register 13-59. 1E0h Power Management Hot Plug User Configuration (All Ports) (Cont.)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Reserved	Upstream	RsvdP	No	0
8	DLLP Timeout Link Retrain Disable 0 = Enables link retraining when no DLLPs are received for more than 200 μs (default) 1 = DLLP Timeout is disabled	Downstream	RW	Yes	0
9	Factory Test Only		RW	Yes	0
10	L0s Entry Disable 0 = Enables upstream port entry into the L0s Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b] 1 = Disables upstream port entry into the L0s Link PM state when the upstream port is placed in the D3hot Device PM state [Power Management Status and Control register Power State field (offset 44h[1:0]) is set to 11b]		RW	Yes	0
12:11	Factory Test Only		RW	Yes	00ь
31:13	Reserved		RsvdP	No	0-0h

Register 13-60. 1E4h Egress Control and Status (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Egress Credit Update Timer Enable In this mode, when the port is not receiving credits to make forward progress and the Egress Credit Update Timer times out, the downstream link is brought down. 0 = Egress Credit Update Timer disabled 1 = Egress Credit Update Timer enabled	RWS	Yes	0
1	Credit Timer 0 = Minimum 512 ms (Maximum 768 ms) 1 = Minimum 1,024 ms (Maximum 1,280 ms)	RWS	Yes	0
15:2	Factory Test Only	RWS	Yes	0000h
31:16	Reserved	RsvdP	No	0000h

Register 13-61. 1E8h Bad TLP Count (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Bad TLP Count Counts the number of TLPs with bad LCRC, or number of TLPs with a sequence number mismatch error. The maximum value is FFFF_FFFFh. The Counter saturates at FFFF_FFFFh and does not roll over to 0000_0000h.	RWS	Yes	0000_0000h

Register 13-62. 1ECh Bad DLLP Count (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Bad DLLP Count Counts the number of DLLPs with bad LCRC, or number of DLLPs with a sequence number mismatch error. The maximum value is FFFF_FFFFh. The Counter saturates at FFFF_FFFFh and does not roll over to 0000_0000h.	RWS	Yes	0000_0000h

Register 13-63. 1F0h Egress Performance Counter (All Ports, Factory Test Only)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
19:0	Reserved	RsvdP	No	000h
20	Factory Test Only	RWS	Yes	0
31:21	Reserved	RsvdP	No	000h

Register 13-64. 1F4h Station 0/1 Lane Status/Software PEX_PORT_GOODx# LED Control (Only Port 0)

Bit(s)		Description		Туре	Serial EEPROM and I ² C	Default
	When read On-Board is cleared indicates to Lanes [8-0] 0 = Lane in 1 = Lane in Note: Do initialization VCO Resort Pending b Bit 0 1 2 3 4 5 6 6	is up OLL Layer linkup (Flow Control ion) status is indicated by the ource Status register VC0 Negotiation it (offset 160h[17]). Controls Status for Lane 0 1 2 3 4 5 6	Debug Control register On-Board SerDes Port Status Control bit is cleared (Port 0, offset 1DCh[30]=0, default)	RO	No	1FFh
8:0	7 8	7 8				
	Port LED Status Control When written, and the Debug Control register					
	On-Board SerDes Port Status Control bit is set (Port 0, offset 1DCh[30]=1), controls the PEX_PORT_GOOD[14:12, 10:8, 2:0]# outputs.					
	0 = Port is 1 = Port is	s not active				
	Bit	Controls LED for Port	Debug Control register On-Board SerDes Port	RW	No	1FFh
	0	0	Status Control bit is set	IV.VV	No	ITTII
	1	1	(Port 0, offset 1DCh[30]=1)			
	2	2				
	3	8				
	4	9				
	5	10				
	6	12				
	7	13				
	8	14				

Register 13-64. 1F4h Station 0/1 Lane Status/Software PEX_PORT_GOODx# LED Control (Only Port 0) (Cont.)

Bit(s)		Description	Туре	Serial EEPROM and I ² C	Default
	Station 0 Lane Up Status (Lanes [15-9])				
	Station 0	Lane Up status for Lanes [15-9], respectively.			
	0 = Lane	is down			
	1 = Lane	is up			
	Bit	Controls Status for Lane			
15:9	9	9	RO	No	7Fh
	10	10			
	11	11			
	12	12			
	13	13			
	14	14			
	15	15			
	Station 1	Lane Up Status			
	Station 1	Lane Up status for Lanes [31-16], respectively.			
	0 = Lane	is down			
	1 = Lane	is up			
	Bit	Controls Status for Lane			
	16	16			
	17	17			
	18	18			
	19	19			
31:16	20	20	RO	No	FFFFh
31:10	21	21	KU	NO	FFFFN
	22	22			
	23	23			
	24	24			
	25	25			
	26	26			
	27	27			
	28	28			
	29	29			
	30	30			
	31	31			

Register 13-65. 1F8h ACK Transmission Latency Limit (All Ports)

Bit(s)		Description				Туре	Serial EEPROM and I ² C	Default	
		f this field c	hanges, bas		Negotiated I	Link Width			
7:0	Port Width					RWS	Yes	FFh	
	x1	x2	x4	x8	x16				
	255d	217d	118d	107d	100d				
9:8	Refer to des	scription pro	vided for fie		Limit negotiation	completes.	RWS	Yes	00b
15:10	Factory Tes	t Only					RWS	Yes	00h
23:16	If the serial the Negotia The value in are complia	Upper 8 Bits of Replay Timer Limit If the serial EEPROM is not present, the value of this register changes based upon the Negotiated Link Width (offset 78h[25:20]) encoding, after the Link is up. The value in this register is a multiplier of the default internal timer values that are compliant to PCI Express Base r1.1, and should be valid after link negotiation is complete. This field should normally remain the default value 00h.				RWS	Yes	00h	
31:24	Reserved						RsvdP	No	00h

13.16.2 Device-Specific Registers – Physical Layer

Table 13-18. Device-Specific Physical Layer Register Map

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	Factory	Test Only		
Phy Receiver Not Detected Mask Phy Electrical Idle Detect Mask			lle Detect Mask	
Phy Deskew Level Low				
	Physical Desk	ew Level High		
	Phy User To	est Pattern 0		
	Phy User To	est Pattern 4		
	Phy User Te	est Pattern 8		
	Phy User Te	st Pattern 12		
	Physical Layer Co	mmand and Status		
	Port Conf	figuration		
	Physical I	Layer Test		
	Physica	ıl Layer		
	Physical Layer	Port Command		
Reserved	Port Control	SKIP Ordered	l-Set Interval	
	SerDes Quad 0	Diagnostic Data		
	SerDes Quad 1	Diagnostic Data		
	SerDes Quad 2	Diagnostic Data		
	SerDes Quad 3	Diagnostic Data		
	SerDes Nominal D	rive Current Select		
	SerDes Drive (Current Level 1		
	SerDes Drive (Current Level 2		
	SerDes Drive Equali	zation Level Select 1		
	SerDes Drive Equali	zation Level Select 2		
	Factory T	Test Only		
Status Data from Serial EEPROM	Serial EEPROM Status	Serial EEPR	OM Control	
	Serial EEPRO	M Data Buffer		
	Serial EEPROM	Clock Frequency		
	Reserved		Serial EEPROM 3 rd Address Byte	
Re	served	Station 2 L	ane Status	
	Factory T	Test Only	274h	
	Rese	erved		
	Factory 7	Test Only		

Notes: In this section, the term "SerDes quad" or "quad" refers to assembling SerDes lanes into groups of four contiguous lanes for testing purposes.

The station ports – Ports 0, 8, and 12 – are listed in addition to the individual Ports within the station. Table 13-19 defines the default Port/Physical Lane/SerDes Module/Station to SerDes Quad relationship.

Table 13-19. Port/Physical Lane/SerDes Module/Station to SerDes Quad Relationship (Port 0, 8, or 12, Offset 224h[2:0]=0h)

Physical Lanes and SerDes Modules, by Port								
Station	Station 0, Port 0		Station 1, Port 8		Station 2, Port 12			
Port	Physical Lanes and SerDes Modules	Port	Physical Lanes and SerDes Modules	Port	Physical Lanes and SerDes Modules	SerDes Quad		
0	0-3	8	16-19	12	32-35	0		
U	4-7	0	20-23	12	36-39	1		
1	8-11	9	24-27	13	40-43	2		
2	12-15	10	28-31	14	44-47	3		

Register 13-66. 204h Phy Receiver Not Detected and Electrical Idle Detect Masks (Only Ports 0, 8, and 12)

Bit(s)			Description		Туре	Serial EEPROM and I ² C	Default
			Phy Electrical Idl	e Detect Mask		•	
	SerDes N	Mask Electrical Idle De	tect				
	1 = Mask	s the Electrical Idle Dete					
	Bit	Port 0, Station 0	Port 8, Station 1	Port 12, Station 2			
	0	SerDes 0	SerDes 16	SerDes 32			
	1	SerDes 1	SerDes 17	SerDes 33			
	2	SerDes 2	SerDes 18	SerDes 34			
	3	SerDes 3	SerDes 19	SerDes 35			
	4	SerDes 4	SerDes 20	SerDes 36			
15.0	5	SerDes 5	SerDes 21	SerDes 37	DWC	V	0.01-
15:0	6	SerDes 6	SerDes 22	SerDes 38	RWS	Yes	0-0h
	7	SerDes 7	SerDes 23	SerDes 39			
	8	SerDes 8	SerDes 24	SerDes 40			
	9	SerDes 9	SerDes 25	SerDes 41			
	10	SerDes 10	SerDes 26	SerDes 42			
	11	SerDes 11	SerDes 27	SerDes 43			
	12	SerDes 12	SerDes 28	SerDes 44			
	13	SerDes 13	SerDes 29	SerDes 45			
	14	SerDes 14	SerDes 30	SerDes 46			
	15	SerDes 15	SerDes 31	SerDes 47			
			Phy Receiver Not	Detected Mask	l .		
	SerDes N	Mask Receiver Not Dete	ected				
	1 = Mask	s the Receiver Not Dete	cted for the SerDes lane	s, by station			
	Bit	Port 0, Station 0	Port 8, Station 1	Port 12, Station 2			
	16	SerDes 0	SerDes 16	SerDes 32			
	17	SerDes 1	SerDes 17	SerDes 33			
	18	SerDes 2	SerDes 18	SerDes 34			
	19	SerDes 3	SerDes 19	SerDes 35			
	20	SerDes 4	SerDes 20	SerDes 36			
31:16	21	SerDes 5	SerDes 21	SerDes 37	RWS	Yes	0-0h
31.10	22	SerDes 6	SerDes 22	SerDes 38	KWS	ics	0-011
	23	SerDes 7	SerDes 23	SerDes 39			
	24	SerDes 8	SerDes 24	SerDes 40			
	25	SerDes 9	SerDes 25	SerDes 41			
	26	SerDes 10	SerDes 26	SerDes 42			
	27	SerDes 11	SerDes 27	SerDes 43			
	28	SerDes 12	SerDes 28	SerDes 44			
	29	SerDes 13	SerDes 29	SerDes 45			
	30	SerDes 14	SerDes 30	SerDes 46			
	31	SerDes 15	SerDes 31	SerDes 47			

Register 13-67. 208h Phy Deskew Level Low^a (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
Notes: F	for the Deskew Level fields, Reads return the actual delay, in symbols.			
For the M	Sanual Deskew Level Enable bits, Reads return the state of the enable bit.			
2:0	Lane 0, 16, or 32 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 0, 16, or 32. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 0. Port 8 field controls Lane 16. Port 12 field controls Lane 32.	RWS	Yes	000Ь
3	Lane 0, 16, or 32 Manual Deskew Level Enable Port 0 bit controls Lane 0. Port 8 bit controls Lane 16. Port 12 bit controls Lane 32. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 0, 16, or 32 delay. 1 = Enables the Lane 0, 16, or 32 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0
6:4	Lane 1, 17, or 33 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 1, 17, or 33. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 1. Port 8 field controls Lane 17. Port 12 field controls Lane 33.	RWS	Yes	000ь
7	Lane 1, 17, or 33 Manual Deskew Level Enable Port 0 bit controls Lane 1. Port 8 bit controls Lane 17. Port 12 bit controls Lane 33. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 1, 17, or 33 delay. 1 = Enables the Lane 1, 17, or 33 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0

Register 13-67. 208h Phy Deskew Level Low^a (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
10:8	Lane 2, 18, or 34 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 2, 18, or 34. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 2. Port 8 field controls Lane 18. Port 12 field controls Lane 34.	RWS	Yes	000Ь
11	Lane 2, 18, or 34 Manual Deskew Level Enable Port 0 bit controls Lane 2. Port 8 bit controls Lane 18. Port 12 bit controls Lane 34. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 2, 18, or 34 delay. 1 = Enables the Lane 2, 18, or 34 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0
14:12	Lane 3, 19, or 35 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 3, 19, or 35. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 3. Port 8 field controls Lane 19. Port 12 field controls Lane 35.	RWS	Yes	000Ь
15	Lane 3, 19, or 35 Manual Deskew Level Enable Port 0 bit controls Lane 3. Port 8 bit controls Lane 19. Port 12 bit controls Lane 35. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 3, 19, or 35 delay. 1 = Enables the Lane 3, 19, or 35 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0

Register 13-67. 208h Phy Deskew Level Low^a (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
18:16	Lane 4, 20, or 36 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 4, 20, or 36. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 4. Port 8 field controls Lane 20. Port 12 field controls Lane 36.	RWS	Yes	000Ь
19	Lane 4, 20, or 36 Manual Deskew Level Enable Port 0 bit controls Lane 4. Port 8 bit controls Lane 20. Port 12 bit controls Lane 36. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 4, 20, or 36 delay. 1 = Enables the Lane 4, 20, or 36 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0
22:20	Lane 5, 21, or 37 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 5, 21, or 37. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 5. Port 8 field controls Lane 21. Port 12 field controls Lane 37.	RWS	Yes	000ь
23	Lane 5, 21, or 37 Manual Deskew Level Enable Port 0 bit controls Lane 5. Port 8 bit controls Lane 21. Port 12 bit controls Lane 37. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 5, 21, or 37 delay. 1 = Enables the Lane 5, 21, or 37 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0

Register 13-67. 208h Phy Deskew Level Low^a (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
26:24	Lane 6, 22, or 38 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 6, 22, or 38. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 6. Port 8 field controls Lane 22. Port 12 field controls Lane 38.	RWS	Yes	000Ь
27	Lane 6, 22, or 38 Manual Deskew Level Enable Port 0 bit controls Lane 6. Port 8 bit controls Lane 22. Port 12 bit controls Lane 38. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 6, 22, or 38 delay. 1 = Enables the Lane 6, 22, or 38 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0
30:28	Lane 7, 23, or 39 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 7, 23, or 39. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 7. Port 8 field controls Lane 23. Port 12 field controls Lane 39.	RWS	Yes	000Ь
31	Lane 7, 23, or 39 Manual Deskew Level Enable Port 0 bit controls Lane 7. Port 8 bit controls Lane 23. Port 12 bit controls Lane 39. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 7, 23, or 39 delay. 1 = Enables the Lane 7, 23, or 39 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0

a. It is not recommended to change the Lane Deskew level from Auto mode to Manual mode.

Register 13-68. 20Ch Physical Deskew Level High^a (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default					
Notes: F	Notes: For the Deskew Level fields, Reads return the actual delay, in symbols.								
For the M	anual Deskew Level Enable bits, Reads return the state of the enable bit.								
	Lane 8, 24, or 40 Deskew Level								
2:0	When written, controls the Deskew Delay (in symbol times) for Lane 8, 24, or 40. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 8. Port 8 field controls Lane 24. Port 12 field controls Lane 40.	RWS	Yes	000b					
	Lane 8, 24, or 40 Manual Deskew Level Enable								
	Port 0 bit controls Lane 8. Port 8 bit controls Lane 24. Port 12 bit controls Lane 40.								
3	0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 8, 24, or 40 delay. 1 = Enables the Lane 8, 24, or 40 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0					
	Lane 9, 25, or 41 Deskew Level								
6:4	When written, controls the Deskew Delay (in symbol times) for Lane 9, 25, or 41. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 9. Port 8 field controls Lane 25. Port 12 field controls Lane 41.	RWS	Yes	000Ь					
	Lane 9, 25, or 41 Manual Deskew Level Enable								
	Port 0 bit controls Lane 9. Port 8 bit controls Lane 25. Port 12 bit controls Lane 41.								
7	0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 9, 25, or 41 delay.	RWS	Yes	0					
	1 = Enables the Lane 9, 25, or 41 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.								

Register 13-68. 20Ch Physical Deskew Level High^a (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
10:8	Lane 10, 26, or 42 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 10, 26, or 42. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 10. Port 8 field controls Lane 26. Port 12 field controls Lane 42.	RWS	Yes	000Ь
11	Lane 10, 26, or 42 Manual Deskew Level Enable Port 0 bit controls Lane 10. Port 8 bit controls Lane 26. Port 12 bit controls Lane 42. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 10, 26, or 42 delay. 1 = Enables the Lane 10, 26, or 42 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0
14:12	Lane 11, 27, or 43 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 11, 27, or 43. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 11. Port 8 field controls Lane 27. Port 12 field controls Lane 43.	RWS	Yes	000Ь
15	Lane 11, 27, or 43 Manual Deskew Level Enable Port 0 bit controls Lane 11. Port 8 bit controls Lane 27. Port 12 bit controls Lane 43. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 11, 27, or 43 delay. 1 = Enables the Lane 11, 27, or 43 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0

Register 13-68. 20Ch Physical Deskew Level High^a (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
18:16	Lane 12, 28, or 44 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 12, 28, or 44. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 12. Port 8 field controls Lane 28. Port 12 field controls Lane 44.	RWS	Yes	000Ь
19	Lane 12, 28, or 44 Manual Deskew Level Enable Port 0 bit controls Lane 12. Port 8 bit controls Lane 28. Port 12 bit controls Lane 44. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 12, 28, or 44 delay. 1 = Enables the Lane 12, 28, or 44 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0
22:20	Lane 13, 29, or 45 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 13, 29, or 45. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 13. Port 8 field controls Lane 29. Port 12 field controls Lane 45.	RWS	Yes	000Ь
23	Lane 13, 29, or 45 Manual Deskew Level Enable Port 0 bit controls Lane 13. Port 8 bit controls Lane 29. Port 12 bit controls Lane 45. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 13, 29, or 45 delay. 1 = Enables the Lane 13, 29, or 45 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0

Register 13-68. 20Ch Physical Deskew Level High^a (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
26:24	Lane 14, 30, or 46 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 14, 30, or 46. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 14. Port 8 field controls Lane 30. Port 12 field controls Lane 46.	RWS	Yes	000Ь
27	Lane 14, 30, or 46 Manual Deskew Level Enable Port 0 bit controls Lane 14. Port 8 bit controls Lane 30. Port 12 bit controls Lane 46. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 14, 30, or 46 delay. 1 = Enables the Lane 14, 30, or 46 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0
30:28	Lane 15, 31, or 47 Deskew Level When written, controls the Deskew Delay (in symbol times) for Lane 15, 31, or 47. When read, reads the Auto Deskew Delay setting or manually enabled value. Port 0 field controls Lane 15. Port 8 field controls Lane 31. Port 12 field controls Lane 47.	RWS	Yes	000Ь
31	Lane 15, 31, or 47 Manual Deskew Level Enable Port 0 bit controls Lane 15. Port 8 bit controls Lane 31. Port 12 bit controls Lane 47. 0 = PEX 8548 performs an Auto Deskew function, to balance the Lane 15, 31, or 47 delay. 1 = Enables the Lane 15, 31, or 47 manual Lane Deskew option. The Lane Deskew value (in symbol times) must be set in this case.	RWS	Yes	0

a. It is not recommended to change the Lane Deskew level from Auto mode to Manual mode.

Register 13-69. 210h Phy User Test Pattern 0 (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports)

Bit(s)	Description		Serial EEPROM and I ² C	Default
31:0	Test Pattern 0 Test pattern bytes 0 through 3. Used for Digital Far-End Loopback testing.	RW	Yes	0-0h

Register 13-70. 214h Phy User Test Pattern 4 (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Test Pattern 4 Test pattern bytes 4 through 7. Used for Digital Far-End Loopback testing.	RW	Yes	0-0h

Register 13-71. 218h Phy User Test Pattern 8 (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports)

Bit(s)	Description		Serial EEPROM and I ² C	Default
31:0	Test Pattern 8 Test pattern bytes 8 through 11. Used for Digital Far-End Loopback testing.	RW	Yes	0-0h

Register 13-72. 21Ch Phy User Test Pattern 12 (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Test Pattern 12 Test pattern bytes 12 through 15. Used for Digital Far-End Loopback testing.	RW	Yes	0-0h

Register 13-73. 220h Physical Layer Command and Status (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
2:0	Reserved	RsvdP	No	000b
3	Upstream Port as Configuration Master Enable 0 = Upstream Port Cross-link is not supported 1 = Upstream Port Cross-link is supported	RWS	Yes	0
4	Downstream Port as Configuration Slave Enable 0 = Downstream Port Cross-link is not supported 1 = Downstream Port Cross-link is supported	RWS	Yes	0
5	Lane Reversal Disable Provides the ability to enable or disable lane reversal. 0 = Lane reversal is supported 1 = Lane reversal is not supported	RWS	Yes	0
6	Reserved	RsvdP	No	0
7	Elastic Buffer Low-Latency Mode Disable 0 = Enables Elastic Buffer Low-Latency mode 1 = Disables Elastic Buffer Low-Latency mode	RWS	Yes	0
15:8	N_FTS Value Number of Fast Training Sets (N_FTS) value to transmit in training sets.	RWS	Yes	40h
19:16	Reserved	RsvdP	No	0h
22:20	Number of Ports Enumerated Number of ports in current configuration.	HwInit	Yes	000ь
31:23	Reserved	RsvdP	No	0-0h

Register 13-74. 224h Port Configuration (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports)

Bit(s)			Description	Туре	Serial EEPROM and I ² C	Default
2:0	STRAP_ and STR. serial EE <i>Note:</i> A	I EEPROI STN0_PC AP_STN2 PROM va All other c	M bit values always override the ORTCFG[1:0], STRAP_STN1_PORTCFG[1:0], 2_PORTCFG[1:0] Strapping signal values (assuming the lues are loaded; refer to Table 13-20). **onfigurations default to option 0h.** **rays be programmed to 00b.** **et only by a Fundamental Reset (PEX_PERST# assertion).	HwInit	Yes	000Ь
7:3	Reserved	i		RsvdP	No	00h
10:8			Description Port 0 is configured as x1 only Port 2 is configured as x1 only Port 9 is configured as x1 only Port 10 is configured as x1 only Port 10 is configured as x1 only	RWS	Yes	000ь
	12 Note: '	X1Xb 1XXb 'X" is "D	Port 13 is configured as x1 only Port 14 is configured as x1 only on't Care."			

Table 13-20. PEX 8548 Port Configurations

Port Configur		Lane Width/Port										
ationRegister Value	Station 0			Station 1			Station 2					
(Port 0, 8, or 12, Offset 224h[2:0])	0	1	2	8	9	10	12	13	14			
0h, 3h, 4h, 5h, 6h, 7h	x8	x4	x4	x8	x4	x4	x8	x4	x4			
1h	x16			x16			x16					
2h	x8	x8		x8	x8		x8	x8				

Register 13-75. 228h Physical Layer Test (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
to Lanes [ort 0 parameters apply to SerDes[0-3], SerDes[4-7], SerDes[8-11], and SerDes 0-15], respectively.		•	
	ameters apply to SerDes[16-19], SerDes[20-23], SerDes[24-27], and SerDes[2 16-31], respectively.	8-31], which	h map	
_	rameters apply to SerDes[32-35], SerDes[36-39], SerDes[40-43], and SerDes[32-47], respectively.	44-47], whi	ch map	
0	Timer Test Mode Enable 0 = Normal Physical Layer Timer parameters used 1 = Shortens Timer scale from milliseconds to microseconds	RW	Yes	0
1	Skip Timer Test Mode Enable 0 = Disables Skip Timer Test mode 1 = Enables Skip Timer Test mode	RW	Yes	0
2	Reserved	RW	Yes	0
3	TCB Capture Disable 0 = Training Control Bit (TCB) Capture enabled 1 = Disables TCB Capture	RW	Yes	0
4	Analog Loopback Enable 0 = PEX 8548 enters Digital Loopback Slave mode if an external device sends at least two consecutive TS1 Ordered-Sets that have the Loopback bit exclusively set in the TS1 Training Control symbol. The PEX 8548 then loops back data through the elastic buffer, 8b/10b decoder, and 8b/10b encoder. 1 = PEX 8548 enters Analog Loopback Slave mode if an external device sends at least two consecutive TS1 Ordered-Sets that have the Loopback bit exclusively set in the TS1 Training Control symbol. The PEX 8548 then loops back the symbol stream from the 10-bit Receive interface (before the elastic buffer) to the 10-bit Transmit interface.	RW	Yes	0
6:5	Reserved	RsvdP	No	00b
7	Phy BIST Enable Physical SerDes Built-In Self-Test Enable. When programmed to 1 by serial EEPROM, enables SerDes internal loopback Pseudo-Random Bit Sequence (PRBS) test for 16 ms before starting link initialization.		Yes	0
15:8	Reserved	RsvdP	No	00h

Register 13-75. 228h Physical Layer Test (Only Ports 0, 8, and 12 – Port 0 is for Station 0 Ports, Port 8 is for Station 1 Ports, Port 12 is for Station 2 Ports) (Cont.)

Bit(s)	Description					Serial EEPROM and I ² C	Default
	PRBS E						
		to 1, enables PRBS se uads, by station.	quence generation/che	cking on the			
	Bit	Port 0, Station 0	Port 8, Station 1	Port 12, Station 2			
	16	[0-3]	[16-19]	[32-35]			
19:16	17	[4-7]	[20-23]	[36-39]	RW	Yes	0000b
	18	[8-11]	[24-27]	[40-43]			
	19	[12-15]	[28-31]	[44-47]			
	mutually same Ser	PRBS Enable and User exclusive functions ar Des quad. In each Sta esult of bits [19:16] AN	ad must not be enabled tion register (Ports 0, c	l together for the 8, and 12), the			
	0 = SerDo the corres 1 = SerDo	sternal Loopback es quad establishes Inte sponding <i>PRBS Enable</i> es quad establishes Ana sponding <i>PRBS Enable</i>	bit (bit 19, 18, 17, or lalog Loopback Master	16) is set to 1 mode when			
23:20	The following bit commands are valid when the Physical Layer Port Command register <i>Port Loopback Command</i> bit (Port 0, 8, or 12, offset 230h[0, 4, or 8]) is set for the associated port.					Yes	0000Ь
	Bit	Port 0, Station 0	Port 8, Station 1	Port 12, Station 2			
	20	[0-3]	[16-19]	[32-35]			
	21	[4-7]	[20-23]	[36-39]			
	22	[8-11]	[24-27]	[40-43]			
	23	[12-15]	[28-31]	[44-47]			
27:24	Reserved				RO	Yes	0h
		t Pattern Enable					
	1 = Enabl	bles transmission of the les transmission of the (Port 0, 8, or 12, offsets Far-End Loopback Ma	128-bit test pattern [Ph s 210h through 21Ch)]				
	Bit	Port 0, Station 0	Port 8, Station 1	Port 12, Station 2			
31:28	28	[0-3]	[16-19]	[32-35]	RW	Yes	0000b
	29	[4-7]	[20-23]	[36-39]			
	30	[8-11]	[24-27]	[40-43]			
	31	[12-15]	[28-31]	[44-47]			
	mutually same Ser	Jser Test Pattern Enab exclusive functions ar Des quad. In each Sta esult of bits [19:16] AN	nd must not be enabled tion register (Ports 0, 8	l together for the 8, and 12), the			

Register 13-76. 22Ch Physical Layer (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default	
--------	-------------	------	--	---------	--

Note: Port 0 parameters apply to SerDes[0-3], SerDes[4-7], SerDes[8-11], and SerDes[12-15], which map to Lanes [0-15], respectively.

Port 8 parameters apply to SerDes[16-19], SerDes[20-23], SerDes[24-27], and SerDes[28-31], which map to Lanes [16-31], respectively.

Port 12 parameters apply to SerDes[32-35], SerDes[36-39], SerDes[40-43], and SerDes[44-47], which map to Lanes [32-47], respectively.

5:0	Factory Test Only	RWS	Yes	00_000b
7:6	Reserved	RWS	Yes	00b
9:8	SerDes Quad 0 TxTermAdjust SerDes Quad 0 TxTermAdj[1:0]. Control bus to adjust Transmit termination values above or below the nominal 50Ω for physical Lanes [0-3]/[16-19]/[32-35]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [0-3]. Port 8 field applies to Lanes [16-19]. Port 12 field applies to Lanes [32-35]. 00b = Sets Tx termination to nominal (approximately 50Ω) 01b = Sets Tx termination to (nominal -17%) 10b = Sets Tx termination to (nominal +10%) 11b = Sets Tx termination to (nominal -15%)	RWS	Yes	00Ь
11:10	SerDes Quad 1 TxTermAdjust SerDes Quad 1 TxTermAdj[1:0]. Control bus to adjust Transmit termination values above or below the nominal 50Ω for physical Lanes [4-7]/[20-23]/[36-39]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [4-7]. Port 8 field applies to Lanes [20-23]. Port 12 field applies to Lanes [36-39]. 00b = Sets Tx termination to nominal (approximately 50Ω) 01b = Sets Tx termination to (nominal -17%) 10b = Sets Tx termination to (nominal +10%) 11b = Sets Tx termination to (nominal -15%)	RWS	Yes	00Ь

Register 13-76. 22Ch Physical Layer (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
13:12	SerDes Quad 2 TxTermAdjust SerDes Quad 2 TxTermAdj[1:0]. Control bus to adjust Transmit termination values above or below the nominal 50Ω for physical Lanes [8-11]/[24-27]/[40-43]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [8-11]. Port 8 field applies to Lanes [24-27]. Port 12 field applies to Lanes [40-43]. $00b = \text{Sets Tx termination to nominal (approximately } 50\Omega)$ $01b = \text{Sets Tx termination to (nominal -17\%)}$ $10b = \text{Sets Tx termination to (nominal +10\%)}$ $11b = \text{Sets Tx termination to (nominal -15\%)}$	RWS	Yes	00Ь
15:14	SerDes Quad 3 TxTermAdjust SerDes Quad 3 TxTermAdj[1:0]. Control bus to adjust Transmit termination values above or below the nominal 50Ω for physical Lanes [12-15]/[28-31]/[44-47]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [12-15]. Port 8 field applies to Lanes [28-31]. Port 12 field applies to Lanes [44-47]. $00b = \text{Sets Tx termination to nominal (approximately } 50\Omega)$ $01b = \text{Sets Tx termination to (nominal } -17\%)$ $10b = \text{Sets Tx termination to (nominal } +10\%)$ $11b = \text{Sets Tx termination to (nominal } -15\%)$	RWS	Yes	00Ъ

Register 13-76. 22Ch Physical Layer (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
17:16	SerDes Quad 0 RxTermAdjust SerDes Quad 0 RxTermAdj[1:0]. Control bus to adjust Receive termination values above or below the nominal 50Ω for physical Lanes [0-3]/[16-19]/[32-35]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [0-3]. Port 8 field applies to Lanes [16-19]. Port 12 field applies to Lanes [32-35]. $00b = \text{Sets Rx termination to nominal (approximately } 50\Omega)$ $01b = \text{Sets Rx termination to (nominal } -17\%)$ $10b = \text{Sets Rx termination to (nominal } +10\%)$ $11b = \text{Sets Rx termination to (nominal } -15\%)$	RWS	Yes	00Ъ
19:18	SerDes Quad 1 RxTermAdjust SerDes Quad 1 RxTermAdj[1:0]. Control bus to adjust Receive termination values above or below the nominal 50Ω for physical Lanes [4-7]/[20-23]/[36-39]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [4-7]. Port 8 field applies to Lanes [20-23]. Port 12 field applies to Lanes [36-39]. $00b = \text{Sets Rx termination to nominal (approximately } 50\Omega)$ $01b = \text{Sets Rx termination to (nominal } -17\%)$ $10b = \text{Sets Rx termination to (nominal } +10\%)$ $11b = \text{Sets Rx termination to (nominal } -15\%)$	RWS	Yes	00Ъ
21:20	SerDes Quad 2 RxTermAdjust SerDes Quad 2 RxTermAdj[1:0]. Control bus to adjust Receive termination values above or below the nominal 50Ω for physical Lanes [8-11]/[24-27]/[40-43]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [8-11]. Port 8 field applies to Lanes [24-27]. Port 12 field applies to Lanes [40-43]. 00b = Sets Rx termination to nominal (approximately 50Ω) 01b = Sets Rx termination to (nominal -17%) 10b = Sets Rx termination to (nominal +10%) 11b = Sets Rx termination to (nominal -15%)	RWS	Yes	00Ъ
23:22	SerDes Quad 3 RxTermAdjust SerDes Quad 3 RxTermAdj[1:0]. Control bus to adjust Receive termination values above or below the nominal 50Ω for physical Lanes [12-15]/[28-31]/[44-47]. This allows precise matching to compensate for package or board impedance mismatch. Port 0 field applies to Lanes [12-15]. Port 8 field applies to Lanes [28-31]. Port 12 field applies to Lanes [44-47]. $00b = \text{Sets Rx termination to nominal (approximately } 50\Omega)$ $01b = \text{Sets Rx termination to (nominal } -17\%)$ $10b = \text{Sets Rx termination to (nominal } +10\%)$ $11b = \text{Sets Rx termination to (nominal } -15\%)$	RWS	Yes	00Ъ

Register 13-76. 22Ch Physical Layer (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
25:24	SerDes Quad 0 RxEqCtl SerDes Quad 0 RxEqCtl[1:0]. Control bus to adjust the Receiver equalization, globally for physical Lanes [0-3]/[16-19]/[32-35]. Port 0 field applies to Lanes [0-3]. Port 8 field applies to Lanes [16-19]. Port 12 field applies to Lanes [32-35]. For further details, refer to the expanded description that follows this register table. Table 13-21 defines the field decode.	RWS	Yes	00Ь
27:26	SerDes Quad 1 RxEqCtl SerDes Quad 1 RxEqCtl[1:0]. Control bus to adjust the Receiver equalization, globally for physical Lanes [4-7]/[20-23]/[36-39]. Port 0 field applies to Lanes [4-7]. Port 8 field applies to Lanes [20-23]. Port 12 field applies to Lanes [36-39]. For further details, refer to the expanded description that follows this register table. Table 13-21 defines the field decode.	RWS	Yes	00Ь
29:28	SerDes Quad 2 RxEqCtl SerDes Quad 2 RxEqCtl[1:0]. Control bus to adjust the Receiver equalization, globally for physical Lanes [8-11]/[24-27]/[40-43]. Port 0 field applies to Lanes [8-11]. Port 8 field applies to Lanes [24-27]. Port 12 field applies to Lanes [40-43]. For further details, refer to the expanded description that follows this register table. Table 13-21 defines the field decode.	RWS	Yes	00Ь
31:30	SerDes Quad 3 RxEqCtl SerDes Quad 3 RxEqCtl[1:0]. Control bus to adjust the Receiver equalization, globally for physical Lanes [12-15]/[28-31]/[44-47]. Port 0 field applies to Lanes [12-15]. Port 8 field applies to Lanes [28-31]. Port 12 field applies to Lanes [44-47]. For further details, refer to the expanded description that follows this register table. Table 13-21 defines the field decode.	RWS	Yes	00Ъ

SerDes Quad *x* **RxEqCtl Expanded Description.** At high speeds, the channel between a PCI Express Transmitter and Receiver exhibits frequency-dependent losses (*such as* due to PCB dielectric and conductor skin-effect). The channel acts as a low-pass filter, attenuating the high-frequency components of a signal passing through it. This distortion results in Inter Symbol Interference (ISI). ISI is a form of deterministic jitter that can easily close the received data "eye," reducing the ability to reliably recover a data stream across the channel. To mitigate the effects of ISI, the receiver at each lane includes a receive equalizer. The receive equalizer is implemented as a selectable, high-pass filter at the receiver input pad and is capable of removing as much as 0.4 UI of ISI-related jitter. SerDes Quad *x* RxEqCtl decodes as defined in Table 13-21.

The Channel Length assumes standard FR4 material. The Rx Equalizer settings should be chosen based upon the amount of deterministic jitter induced by the channel. The channel lengths listed in the table above are included as a general guideline, not as an absolute reference. Deterministic jitter as a function of channel length can vary with PCB layer stackup, PCB material, and the type of connector(s) used.

Table 13-21. RxEqCtl[1:0] Decode for Register Offset 22Ch[31:24]

RxEqCtl[1:0]	RX Eq Setting	Input Jitter	Channel Length
00b	Maximum Rx Eq	0.25 UI	50.8 cm (20 in.) and two or more connectors
10b	Minimum Rx Eq	Between 0.1 and 0.25 UI	Between 20.32 and 50.8 cm (8 and 20 in.) and up to two connectors
01b, 11b	Rx Eq OFF	< 0.1 UI	20.32 cm (8 in.) or less, up to one connector

Register 13-77. 230h Physical Layer Port Command (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Port 0, 8, or 12 Loopback Command Port 0 bit controls Port 0. Port 8 bit controls Port 8. Port 12 bit controls Port 12.	RW	Yes	0
	0 = Port 0, 8, or 12 is not enabled to go to Loopback Master state 1 = Port 0, 8, or 12 is enabled to go to Loopback Master state			
	Port 0, 8, or 12 Scrambler Disable			
	If a serial EEPROM load sets this bit, the scrambler is disabled in a Configuration Complete state.			
1	If software sets this bit when the link is in the Up state, hardware immediately disables its scrambler without executing the Link Training protocol. The upstream/downstream device scrambler will not be disabled. Port 0 bit controls Port 0. Port 8 bit controls Port 8. Port 12 bit	RW	Yes	0
	controls Port 12.			
	0 = Port 0, 8, or 12 scrambler is enabled 1 = Port 0, 8, or 12 scrambler is disabled			
	Port 0, 8, or 12 Rx L1 Only			
	Port 0, 8, or 12 Receiver enters into the ASPM L1 Link PM state. Port 0 bit controls Port 0. Port 8 bit controls Port 8. Port 12 bit controls Port 12.			
2	0 = Port 0, 8, or 12 receiver is allowed to go to the ASPM L0s or L1 Link PM state when an Electrical Idle Ordered-Set in the L0 Link PM state is detected	RW	Yes	0
	1 = Port 0, 8, or 12 receiver is allowed to go to the ASPM L1 Link PM state only when an Electrical Idle Ordered-Set in the L0 Link PM state is detected			
	Port 0, 8, or 12 Ready as Loopback Master			
3	Port 0, 8, or 12 Link Training and Status State Machine (LTSSM) established Loopback as a Master.			
	Port 0 bit controls Port 0. Port 8 bit controls Port 8. Port 12 bit controls Port 12.	RO	No	0
	0 = Port 0, 8, or 12 is not in Loopback Master mode			
	1 = Port 0, 8, or 12 is in Loopback Master mode			

Register 13-77. 230h Physical Layer Port Command (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	Port 1, 9, or 13 Loopback Command Port 0 bit controls Port 1. Port 8 bit controls Port 9. Port 12 bit controls Port 13.	RW	Yes	0
	0 = Port 1, 9, or 13 is not enabled to go to Loopback Master state 1 = Port 1, 9, or 13 is enabled to go to Loopback Master state			
	Port 1, 9, or 13 Scrambler Disable			
5	If a serial EEPROM load sets this bit, the scrambler is disabled in a Configuration Complete state. If software sets this bit when the link is in the Up state, hardware immediately disables its scrambler without executing the Link Training protocol. The upstream/downstream device scrambler will not be disabled. Port 0 bit controls Port 1. Port 8 bit controls Port 9. Port 12 bit controls Port 13.	RW	Yes	0
	0 = Port 1, 9, or 13 scrambler is enabled 1 = Port 1, 9, or 13 scrambler is disabled			
6	Port 1, 9, or 13 Rx L1 Only Port 1, 9, or 13 Receiver enters into the ASPM L1 Link PM state. Port 0 bit controls Port 1. Port 8 bit controls Port 9. Port 12 bit controls Port 13. 0 = Port 1, 9, or 13 receiver is allowed to go to the ASPM L0s or L1 Link PM state when an Electrical Idle Ordered-Set in the L0 Link PM state is detected 1 = Port 1, 9, or 13 receiver is allowed to go to the ASPM L1 Link PM state only when an Electrical Idle Ordered-Set in the L0 Link PM state is detected	RW	Yes	0
7	Port 1, 9, or 13 Ready as Loopback Master Port 1, 9, or 13 LTSSM established Loopback as a Master. Port 0 bit controls Port 1. Port 8 bit controls Port 9. Port 12 bit controls Port 13. 0 = Port 1, 9, or 13 is not in Loopback Master mode 1 = Port 1, 9, or 13 is in Loopback Master mode	RO	No	0

Register 13-77. 230h Physical Layer Port Command (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
8	Port 2, 10, or 14 Loopback Command Port 0 bit controls Port 2. Port 8 bit controls Port 10. Port 12 bit controls Port 14.	RW	Yes	0
	0 = Port 2, 10, or 14 is not enabled to go to Loopback Master state 1 = Port 2, 10, or 14 is enabled to go to Loopback Master state			
9	Port 2, 10, or 14 Scrambler Disable If a serial EEPROM load sets this bit, the scrambler is disabled in a Configuration Complete state. If software sets this bit when the link is in the Up state, hardware immediately disables its scrambler without executing the Link Training protocol. The upstream/downstream device scrambler will not be disabled. Port 0 bit controls Port 2. Port 8 bit controls Port 10. Port 12 bit controls Port 14. 0 = Port 2, 10, or 14 scrambler is enabled	RW	Yes	0
10	Port 2, 10, or 14 Rx L1 Only Port 2, 10, or 14 Rx L1 Only Port 2, 10, or 14 Receiver enters into the ASPM L1 Link PM state. Port 0 bit controls Port 2. Port 8 bit controls Port 10. Port 12 bit controls Port 14. 0 = Port 2, 10, or 14 receiver is allowed to go to the ASPM L0s or L1 Link PM state when an Electrical Idle Ordered-Set in the L0 Link PM state is detected 1 = Port 2, 10, or 14 receiver is allowed to go to the ASPM L1 Link PM state only when an Electrical Idle Ordered-Set in the L0 Link PM state is detected	RW	Yes	0
11	Port 2, 10, or 14 Ready as Loopback Master Port 2, 10, or 14 LTSSM established Loopback as a Master. Port 0 bit controls Port 2. Port 8 bit controls Port 10. Port 12 bit controls Port 14. 0 = Port 2, 10, or 14 is not in Loopback Master mode 1 = Port 2, 10, or 14 is in Loopback Master mode	RO	No	0
31:12	Reserved	RsvdP	No	0-0h

Register 13-78. 234h SKIP Ordered-Set Interval and Port Control (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	SKIP Ordered-Set Interval			
11:0	SKIP Ordered-Set Interval SKIP Ordered-Set interval (in symbol times). 49Ch = Minimum interval (1,180 symbol times) 602h = Maximum interval (1,538 symbol times)	RWS Yes	49Ch	
15:12	Reserved	RsvdP	No	0h
	Port Control		I	1
16	Disable Port 0, 8, or 12 Port 0 bit disables Port 0. Port 8 bit disables Port 8. Port 12 bit disables Port 12. 0 = Enables Link Training operation on Port 0, 8, or 12 1 = LTSSM remains in <i>Detect.Quiet</i> state on Port 0, 8, or 12	RWS	Yes	0
17	Disable Port 1, 9, or 13 Port 0 bit disables Port 1. Port 8 bit disables Port 9. Port 12 bit disables Port 13. 0 = Enables Link Training operation on Port 1, 9, or 13 1 = LTSSM remains in <i>Detect.Quiet</i> state on Port 1, 9, or 13	RWS	Yes	0
18	Disable Port 2, 10, or 14 Port 0 bit disables Port 2. Port 8 bit disables Port 10. Port 12 bit disables Port 14. 0 = Enables Link Training operation on Port 2, 10, or 14 1 = LTSSM remains in <i>Detect.Quiet</i> state on Port 2, 10, or 14	RWS	Yes	0
23:19	Reserved	RWS	Yes	00h
31:24	Reserved	RsvdP	No	0-0h

Register 13-79. 238h SerDes Quad 0 Diagnostic Data (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
Note: Po	ort 0 parameters apply to SerDes[0-3], which map to Lanes [0-3], respective	ly.	<u>'</u>	
Port 8 par	ameters apply to SerDes[16-19], which map to Lanes [16-19], respectively.			
Port 12 pa	rameters apply to SerDes[32-35], which map to Lanes [32-35], respectively.			
	UTP Expected Data			
7:0	Expected User Test Pattern (UTP) SerDes[0-3]/[16-19]/[32-35] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 0 (Port 0, 8, or 12, offset 228h[28]) is set to 1].	RO	No	00h
	Actual Data			
15:8	Actual UTP SerDes[0-3]/[16-19]/[32-35] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 0 (Port 0, 8, or 12, offset 228h[28]) is set to 1].	RO	No	00h
	UTP/PRBS Error Count			
23:16	SerDes Quad 0 detected flags. UTP/PRBS SerDes[0-3]/[16-19]/[32-35] Error Count (0 to 255).	RO	Yes	00h
	SerDes Diagnostic Data Select			
25:24	SerDes[0-3]/[16-19]/[32-35] Diagnostic Data Select. Status selection code for the fields representing RO bits [23:0] of this register. The binary code represents a status selection for one of the four Lanes of SerDes Quad 0. The test results for physical device Lanes [0-3]/[16-19]/[32-35] are selected with corresponding binary codes from 0-3.	RW	Yes	00b
29:26	Reserved	RO	No	Oh
	PRBS Count/-UTP Count			
30	0 = Indicates that field [23:16] (<i>UTP/PRBS Error Count</i>) is the UTP Error Count	RO	No	0
	1 = Indicates that field [23:16] (<i>UTP/PRBS Error Count</i>) is the PRBS Error Count			
31	BIST Done	RO	No	0

Register 13-80. 23Ch SerDes Quad 1 Diagnostic Data (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
Note: Po	ort 0 parameters apply to SerDes[4-7], which map to Lanes [4-7], respective	rly.		
Port 8 pare	ameters apply to SerDes[20-23], which map to Lanes [20-23], respectively.			
Port 12 pa	rameters apply to SerDes[36-39], which map to Lanes [36-39], respectively.			
7:0	UTP Expected Data Expected UTP SerDes[4-7]/[20-23]/[36-39] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 1 (Port 0, 8, or 12, offset 228h[29]) is set to 1].	RO	No	00h
15:8	Actual Data Actual UTP SerDes[4-7]/[20-23]/[36-39] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 1 (Port 0, 8, or 12, offset 228h[29]) is set to 1].	RO	No	00h
23:16	UTP/PRBS Error Count SerDes Quad 1 detected flags. UTP/PRBS SerDes[4-7]/[20-23]/[36-39] Error Count (0 to 255).	RO	Yes	00h
25:24	SerDes Diagnostic Data Select SerDes[4-7]/[20-23]/[36-39] Diagnostic Data Select. Status selection code for the fields representing RO bits [23:0] of this register. The binary code represents a status selection for one of the four Lanes of SerDes Quad 1. The test results for physical device Lanes [4-7]/[20-23]/[36-39] are selected with corresponding binary codes from 0-3.	RW	Yes	00b
29:26	Reserved	RO	No	0h
30	PRBS Count/-UTP Count 0 = Indicates that field [23:16] (UTP/PRBS Error Count) is the UTP Error Count 1 = Indicates that field [23:16] (UTP/PRBS Error Count) is the PRBS Error Count	RO	No	0
31	BIST Done	RO	No	0

Register 13-81. 240h SerDes Quad 2 Diagnostic Data (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
Note: Po	ort 0 parameters apply to SerDes[8-11], which map to Lanes [8-11], respect	ively.		
Port 8 par	rameters apply to SerDes[24-27], which map to Lanes [24-27], respectively.			
Port 12 pa	arameters apply to SerDes[40-43], which map to Lanes [40-43], respectively			
	UTP Expected Data			
7:0	Expected UTP SerDes[8-11]/[24-27]/[40-43] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 2 (Port 0, 8, or 12, offset 228h[30]) is set to 1].	est register User Test Pattern Enable bit		00h
	Actual Data			
15:8	Actual UTP SerDes[8-11]/[24-27]/[40-43] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 2 (Port 0, 8, or 12, offset 228h[30]) is set to 1].	RO	No	00h
	UTP/PRBS Error Count			
23:16	SerDes Quad 2 detected flags. UTP/PRBS SerDes[8-11]/[24-27]/[40-43] Error Count (0 to 255).	RO	Yes	OOh
	SerDes Diagnostic Data Select			
25:24	SerDes[8-11]/[24-27]/[40-43] Diagnostic Data Select. Status selection code for the fields representing RO bits [23:0] of this register. The binary code represents a status selection for one of the four Lanes of SerDes Quad 2. The test results for physical device Lanes [8-11]/[24-27]/[40-43] are selected with corresponding binary codes from 0-3.	RW	Yes	00Ь
29:26	Reserved	RO	No	0h
	PRBS Count/-UTP Count			
30	0 = Indicates that field [23:16] (<i>UTP/PRBS Error Count</i>) is the UTP Error Count	RO	No	0
	1 = Indicates that field [23:16] (<i>UTP/PRBS Error Count</i>) is the PRBS Error Count			
31	BIST Done	RO	No	0

Register 13-82. 244h SerDes Quad 3 Diagnostic Data (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default					
Note: Po	rt 0 parameters apply to SerDes[12-15], which map to Lanes [12-15], respe	ectively.							
Port 8 para	Port 8 parameters apply to SerDes[28-31], which map to Lanes [28-31], respectively.								
Port 12 pa	rameters apply to SerDes[44-47], which map to Lanes [44-47], respectively								
	UTP Expected Data								
7:0	Expected UTP SerDes[12-15]/[28-31]/[44-47] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 3 (Port 0, 8, or 12, offset 228h[31]) is set to 1].	RO	No	00h					
	Actual Data								
15:8	Actual UTP SerDes[12-15]/[28-31]/[44-47] Diagnostic data when UTP is enabled [Physical Layer Test register <i>User Test Pattern Enable</i> bit for SerDes Quad 3 (Port 0, 8, or 12, offset 228h[31]) is set to 1].	RO	No	00h					
	UTP/PRBS Error Count								
23:16	SerDes Quad 3 detected flags. UTP/PRBS SerDes[12-15]/[28-31]/[44-47] Error Count (0 to 255).	RO	Yes	00h					
	SerDes Diagnostic Data Select								
25:24	SerDes[12-15]/[28-31]/[44-47] Diagnostic Data Select. Status selection code for the fields representing RO bits [23:0] of this register. The binary code represents a status selection for one of the four Lanes of SerDes Quad 3. The test results for physical device Lanes [12-15]/[28-31]/ [44-47] are selected with corresponding binary codes from 0-3.	RW	Yes	00Ь					
29:26	Reserved	RO	No	0h					
	PRBS Count/-UTP Count								
30	0 = Indicates that field [23:16] (<i>UTP/PRBS Error Count</i>) is the UTP Error Count	RO	No	0					
	1 = Indicates that field [23:16] (<i>UTP/PRBS Error Count</i>) is the PRBS Error Count								
31	BIST Done	RO	No	0					

Register 13-83. 248h SerDes Nominal Drive Current Select (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default				
	Note: Port 0 parameters apply to SerDes[0-3], SerDes[4-7], SerDes[8-11], and SerDes[12-15], which map o Lanes [0-15], respectively.							
-	oarameters apply to SerDes[16-19], SerDes[20-23], Serb s [16-31], respectively.	Des[24-27], and SerDes[28-31],	which ma	p				
	parameters apply to SerDes[32-35], SerDes[36-39], Se s [32-47], respectively.	rDes[40-43], and SerDes[44-47]	l, which m	ар				
	SerDes 0/16/32 Nominal Drive Current							
1:0	Port 0 field is for SerDes 0. Port 8 field is for SerDes 16. Port 12 field is for SerDes 32.		RWS	Yes	00b			
	SerDes 1/17/33 Nominal Drive Current							
3:2	Port 0 field is for SerDes 1. Port 8 field is for SerDes 17. Port 12 field is for SerDes 33.		RWS	Yes	00b			
5:4	SerDes 2/18/34 Nominal Drive Current Port 0 field is for SerDes 2. Port 8 field is for SerDes 18. Port 12 field is for SerDes 34.		RWS	Yes	00b			
7:6	SerDes 3/19/35 Nominal Drive Current Port 0 field is for SerDes 3. Port 8 field is for SerDes 19. Port 12 field is for SerDes 35.	The following values for Nominal Current apply to each drive: • 00b = 20 mA	RWS	Yes	00b			
9:8	SerDes 4/20/36 Nominal Drive Current Port 0 field is for SerDes 4. Port 8 field is for SerDes 20. Port 12 field is for SerDes 36.	• 00b = 20 mA • 01b = 10 mA • 10b = 28 mA • 11b = 20 mA	RWS	Yes	00b			
11:10	SerDes 5/21/37 Nominal Drive Current Port 0 field is for SerDes 5. Port 8 field is for SerDes 21. Port 12 field is for SerDes 37.		RWS	Yes	00b			
13:12	SerDes 6/22/38 Nominal Drive Current Port 0 field is for SerDes 6. Port 8 field is for SerDes 22. Port 12 field is for SerDes 38.		RWS	Yes	00b			
15:14	SerDes 7/23/39 Nominal Drive Current Port 0 field is for SerDes 7. Port 8 field is for SerDes 23. Port 12 field is for SerDes 39.		RWS	Yes	00Ь			

Register 13-83. 248h SerDes Nominal Drive Current Select (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description		Туре	Serial EEPROM and I ² C	Default
17:16	SerDes 8/24/40 Nominal Drive Current Port 0 field is for SerDes 8. Port 8 field is for SerDes 24. Port 12 field is for SerDes 40.		RWS	Yes	00b
19:18	Port 0 field is for SerDes 9. Port 8 field is for SerDes 25. Port 12 field is for SerDes 41.		RWS	Yes	00b
21:20	SerDes 10/26/42 Nominal Drive Current Port 0 field is for SerDes 10. Port 8 field is for SerDes 26. Port 12 field is for SerDes 42.		RWS	Yes	00b
23:22	SerDes 11/27/43 Nominal Drive Current Port 0 field is for SerDes 11. Port 8 field is for SerDes 27. Port 12 field is for SerDes 43.	The following values for Nominal Current apply to each drive:	RWS	Yes	00b
25:24	SerDes 12/28/44 Nominal Drive Current Port 0 field is for SerDes 12. Port 8 field is for SerDes 28. Port 12 field is for SerDes 44.	 00b = 20 mA 01b = 10 mA 10b = 28 mA 11b = 20 mA 	RWS	Yes	00b
27:26	SerDes 13/29/45 Nominal Drive Current Port 0 field is for SerDes 13. Port 8 field is for SerDes 28. Port 12 field is for SerDes 45.		RWS	Yes	00b
29:28	SerDes 14/30/46 Nominal Drive Current Port 0 field is for SerDes 14. Port 8 field is for SerDes 30. Port 12 field is for SerDes 46.		RWS	Yes	00b
31:30	SerDes 15/31/47 Nominal Drive Current Port 0 field is for SerDes 15. Port 8 field is for SerDes 31. Port 12 field is for SerDes 47.		RWS	Yes	00b

Register 13-84. 24Ch SerDes Drive Current Level 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default	
Note:	Port 0 parameters apply to SerDes[0-3] and SerDe	s[4-7], which map to Lanes [0-7], re	spectively.		
Port 8 p	parameters apply to SerDes[16-19] and SerDes[20-2	23], which map to Lanes [16-23], res	pectively.		
Port 12	parameters apply to SerDes[32-35] and SerDes[36	-39], which map to Lanes [32-39], re	spectively.		
	SerDes 0/16/32 Drive Current Level				
3:0	Port 0 field is for SerDes 0. Port 8 field is for SerDes 16. Port 12 field is for SerDes 32.		RWS	Yes	Oh
	SerDes 1/17/33 Drive Current Level				
7:4	Port 0 field is for SerDes 1. Port 8 field is for SerDes 17. Port 12 field is for SerDes 33.		RWS	Yes	Oh
	SerDes 2/18/34 Drive Current Level	The following values represent the ratio of Actual Current/		Yes	
11:8	Port 0 field is for SerDes 2. Port 8 field is for SerDes 18. Port 12 field is for SerDes 34.	Nominal Current (selected in the SerDes Nominal Drive Current	RWS		Oh
	SerDes 3/19/35 Drive Current Level	Select register) and apply to each drive:			
15:12	Port 0 field is for SerDes 3. Port 8 field is for SerDes 19. Port 12 field is for SerDes 35.	0h = 1.00 $8h = 0.60$	RWS	Yes	Oh
	SerDes 4/20/36 Drive Current Level	1h = 1.05 $9h = 0.652h = 1.10$ $Ah = 0.70$			
19:16	Port 0 field is for SerDes 4. Port 8 field is for SerDes 20. Port 12 field is for SerDes 36.	3h = 1.15 $3h = 0.754h = 1.20$ $3h = 0.80$	RWS	Yes	0h
	SerDes 5/21/37 Drive Current Level	5h = 1.25 $Ch = 0.005h = 0.85$			
23:20	Port 0 field is for SerDes 5. Port 8 field is for SerDes 21. Port 12 field is for SerDes 37.	6h = 1.30 $Eh = 0.90$ $7h = 1.35$ $Fh = 0.95$	RWS	Yes	0h
	SerDes 6/22/38 Drive Current Level				
27:24	Port 0 field is for SerDes 6. Port 8 field is for SerDes 22. Port 12 field is for SerDes 38.		RWS	Yes	Oh
	SerDes 7/23/39 Drive Current Level				
31:28	Port 0 field is for SerDes 7. Port 8 field is for SerDes 23. Port 12 field is for SerDes 39.		RWS	Yes	0h

Register 13-85. 250h SerDes Drive Current Level 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default	
	Port 0 parameters apply to SerDes[8-11] and [12parameters apply to SerDes[24-27] and SerDes[28-	-			
-	parameters apply to SerDes[40-43] and SerDes[44	•			
101112	SerDes 8/24/40 Drive Current Level	-47], which map to Lanes [40-47], re	зресичену.		
3:0	Port 0 field is for SerDes 8. Port 8 field is for SerDes 24. Port 12 field is for SerDes 40.		RWS	Yes	Oh
	SerDes 9/25/41 Drive Current Level				
7:4	Port 0 field is for SerDes 9. Port 8 field is for SerDes 25. Port 12 field is for SerDes 41.		RWS	Yes	0h
	SerDes 10/26/42 Drive Current Level	The following values represent the			
11:8	Port 0 field is for SerDes 10. Port 8 field is for SerDes 26. Port 12 field is for SerDes 42.	ratio of Actual Current/Nominal Current (selected in SerDes Nominal Drive Current Select	RWS	Yes	0h
	SerDes 11/27/43 Drive Current Level	register) and apply to each drive:			
15:12	Port 0 field is for SerDes 11. Port 8 field is for SerDes 27. Port 12 field is for SerDes 43.	0h = 1.00 8h = 0.60 1h = 1.05 9h = 0.65	RWS	Yes	Oh
	SerDes 12/28/44 Drive Current Level	2h = 1.10 $Ah = 0.70$			
19:16	Port 0 field is for SerDes 12. Port 8 field is for SerDes 28. Port 12 field is for SerDes 44.	3h = 1.15 $Bh = 0.754h = 1.20$ $Ch = 0.80$	RWS	Yes	Oh
1	SerDes 13/29/45 Drive Current Level	5h = 1.25 $Dh = 0.85$			
23:20	Port 0 field is for SerDes 13. Port 8 field is for SerDes 28. Port 12 field is for SerDes 45.	6h = 1.30 $Eh = 0.907h = 1.35$ $Fh = 0.95$	RWS	Yes	Oh
	SerDes 14/30/46 Drive Current Level				
27:24	Port 0 field is for SerDes 14. Port 8 field is for SerDes 30. Port 12 field is for SerDes 46.		RWS	Yes	0h
	SerDes 15/31/47 Drive Current Level				
31:28	Port 0 field is for SerDes 15. Port 8 field is for SerDes 31. Port 12 field is for SerDes 47.		RWS	Yes	0h

Register 13-86. 254h SerDes Drive Equalization Level Select 1 (Only Ports 0, 8, and 12)

Bit(s)	Description				Serial EEPROM and I ² C	Default	
Note:	Port 0 parameters apply to SerDes[0-3] and	SerDes[4-7], whi	ich map to Lanes [0-7], resp	ectively.	1	1	
Port 8 p	parameters apply to SerDes[16-19] and SerDe	s[20-23], which	map to Lanes [16-23], respe	ectively.			
Port 12	parameters apply to SerDes[32-35] and SerD	es[36-39], which	n map to Lanes [32-39], resp	pectively.			
	SerDes 0/16/32 Drive Equalization Level						
3:0	Port 0 field is for SerDes 0. Port 8 field is for SerDes 16. Port 12 field is for SerDes 32.			RWS	Yes	8h	
	SerDes 1/17/33 Drive Equalization Level						
7:4	Port 0 field is for SerDes 1. Port 8 field is for SerDes 17. Port 12 field is for SerDes 33.	percentage of I	values represent the Drive Current attributable Current and apply to	RWS	Yes	8h	
	SerDes 2/18/34 Drive Equalization Level	each drive:					
11:8	Port 0 field is for SerDes 2. Port 8 field	I_{EQ}/I_{DR}	De-Emphasis (dB)	RWS	Yes	8h	
	is for SerDes 18. Port 12 field is for SerDes 34.	0h = 0.00	0.00				
	SerDes 3/19/35 Drive Equalization Level	$ \begin{array}{ccc} & 1h = 0.04 \\ & 2h = 0.08 \end{array} $	-0.35 -0.72				
15:12	Port 0 field is for SerDes 3. Port 8 field	3h = 0.12	-1.11	RWS	Yes	8h	
13.12	is for SerDes 19. Port 12 field is for	4h = 0.16	-1.51	RWS		OII	
	SerDes 35.	5h = 0.20	-1.94				
	SerDes 4/20/36 Drive Equalization Level Port 0 field is for SerDes 4. Port 8 field	6h = 0.24 7h = 0.28	-2.38 -2.85				
19:16	is for SerDes 20. Port 12 field is for	8h = 0.32	-3.35	RWS	Yes	8h	
	SerDes 36.	9h = 0.36	-3.88				
	SerDes 5/21/37 Drive Equalization Level	Ah = 0.40	-4.44				
23:20	Port 0 field is for SerDes 5. Port 8 field is for SerDes 21. Port 12 field is for	Bh = 0.44 Ch = 0.48	-5.04 -5.68	RWS	Yes	8h	
	SerDes 37.	Dh = 0.52	-6.38				
	SerDes 6/22/38 Drive Equalization Level	Eh = 0.56	-7.13				
27:24	Port 0 field is for SerDes 6. Port 8 field is for SerDes 22. Port 12 field is for SerDes 38.	Fh = 0.60	-7.96	RWS	Yes	8h	
	SerDes 7/23/39 Drive Equalization Level						
31:28	Port 0 field is for SerDes 7. Port 8 field is for SerDes 23. Port 12 field is for SerDes 39.			RWS	Yes	8h	

Register 13-87. 258h SerDes Drive Equalization Level Select 2 (Only Ports 0, 8, and 12)

Bit(s)	Descri	ption		Туре	Serial EEPROM and I ² C	Default	
Note:	Port 0 parameters apply to SerDes[8-11] and	[12-15], which	map to Lanes [8-15], respec	tively.			
Port 8 p	t 8 parameters apply to SerDes[24-27] and SerDes[28-31], which map to Lanes [24-31], respectively.						
Port 12	parameters apply to SerDes[40-43] and SerD	es[44-47], which	n map to Lanes [40-47], resp	pectively.			
	SerDes 8/24/40 Drive Equalization Level						
3:0	Port 0 field is for SerDes 8. Port 8 field is for SerDes 24. Port 12 field is for SerDes 40.			RWS	Yes	8h	
	SerDes 9/25/41 Drive Equalization Level						
7:4	Port 0 field is for SerDes 9. Port 8 field is for SerDes 25. Port 12 field is for SerDes 41.	percentage of I	The following values represent the percentage of Drive Current attributable to Equalization Current and apply to			8h	
	SerDes 10/26/42 Drive Equalization Level	each drive:					
11:8	Port 0 field is for SerDes 10. Port 8 field	I_{EQ}/I_{DR}	De-Emphasis (dB)	RWS	Yes	8h	
	is for SerDes 26. Port 12 field is for SerDes 42.	0h = 0.00	0.00				
	SerDes 11/27/43 Drive Equalization Level	1h = 0.04 2h = 0.08	-0.35 -0.72				
15:12	Port 0 field is for SerDes 11. Port 8 field	2h = 0.08 3h = 0.12	-0.72 -1.11	RWS	37	8h	
13:12	is for SerDes 27. Port 12 field is for	4h = 0.16	-1.51	KWS	Yes	811	
	SerDes 43.	5h = 0.20	-1.94				
	SerDes 12/28/44 Drive Equalization Level	6h = 0.24	-2.38				
19:16	Port 0 field is for SerDes 12. Port 8 field is for SerDes 28. Port 12 field is for	7h = 0.28	-2.85	RWS	Yes	8h	
	SerDes 44.	8h = 0.32 9h = 0.36	-3.35 -3.88				
	SerDes 13/29/45 Drive Equalization Level	Ah = 0.40	-3.88 -4.44				
23:20	Port 0 field is for SerDes 13. Port 8 field	Bh = 0.44	-5.04	RWS	Yes	8h	
23.20	is for SerDes 28. Port 12 field is for	Ch = 0.48	-5.68	KWS	103	OII	
	SerDes 45.	Dh = 0.52	-6.38				
	SerDes 14/30/46 Drive Equalization Level	Eh = 0.56 Fh = 0.60	-7.13 -7.96				
27:24	Port 0 field is for SerDes 14. Port 8 field is for SerDes 30. Port 12 field is for SerDes 46.	FII = 0.00	-7.90	RWS	Yes	8h	
	SerDes 15/31/47 Drive Equalization Level						
31:28	Port 0 field is for SerDes 15. Port 8 field is for SerDes 31. Port 12 field is for SerDes 47.			RWS	Yes	8h	

Register 13-88. 260h Serial EEPROM Status and Control (Only Port 0)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Serial EEPROM Control			
12:0	EepBlkAddr Serial EEPROM Block Address for 32 KB.	RW	Yes	000h
15:13	EepCmd[2:0] Commands to the Serial EEPROM Controller. 000b = Reserved 001b = Data from bits [31:24] (Status Data from Serial EEPROM register) is written to the serial EEPROM's internal Status register 010b = Write four bytes of data from the EepBuf into the memory location pointed to by the EepBlkAddr field 011b = Read four bytes of data from the memory location pointed to by the EepBlkAddr field into the EepBuf 100b = Reset Write Enable latch 101b = Data from the serial EEPROM's internal Status register is written to bits [31:24] (Status Data from Serial EEPROM register) 110b = Set Write Enable latch 111b = Reserved	RW	Yes	000Ь
	Note: For value of 001b, only bits [31, 27:26] can be written into the serial EEPROM's internal Status register. Serial EEPROM Status			
	EepPrsnt[1:0] Serial EEPROM Present status.			
17:16	00b = Not present 01b = Serial EEPROM is present – validation signature verified 10b = Reserved 11b = Serial EEPROM is present – validation signature not verified	RO	No	_
	EepCmdStatus			
18	Serial EEPROM Command status. 0 = Serial EEPROM Command is complete 1 = Serial EEPROM Command is not complete	RO	No	0
19	Reserved	RsvdP	No	0
20	EepBlkAddrUp Serial EEPROM Block Address upper bit 13. Extends the serial EEPROM to 64 KB.	RW	Yes	0
21	Reserved	RsvdP	No	0
23:22	EepAddrWidth Serial EEPROM Address width. If the addressing width cannot be determined, 00b is returned. A non-zero value is reported only if the validation signature (5Ah) is successfully read from the first serial EEPROM location. 00b = Undetermined	RO	No	_
	01b = 1 byte 10b = 2 bytes 11b = 3 bytes			

Register 13-88. 260h Serial EEPROM Status and Control (Only Port 0) (Cont.)

Bit(s)				Description			Туре	Serial EEPROM and I ² C	Default
			:	Status Data fro	om Serial EEPI	ROM ^a			
24		EEPROM	DY#. If is ready to trans If progress	smit data			RW	Yes	0
25	EepWen Serial EE 0 = Serial	PROM W EEPROM	rite Enable. ### Write is disable ###################################				RW	Yes	0
	top ½, or lower add	PROM Bl the entire lresses; the	serial EEPROM.	PEX 8548 Conf ng Block Protect lb.	tection options priguration data is stion, the entire ser	stored in the			
27.26	BP[1:0]	Level	8-KB Device	16-KB Device	32-KB Device	64-KB Device		V	001
27:26	00b	0	None	None	None	None	RW	Yes	00b
	01b	1 (top 1/4)	1800h - 1FFFh	3000h - 3FFFh	6000h - 7FFFh	_			
	10b	2 (top 1/2)	1000h - 1FFFh	2000h - 3FFFh	4000h - 7FFFh	_			
	11b	3 (All)	0000h - 1FFFh	0000h - 3FFFh	0000h - 7FFFh	-			
30:28	Note: L Reads of	PROM W Vrite cycle Definition of the serial	e. of this field varies	s among serial E nal Status regista	e serial EEPROM EPROM manufac er can return 000	turers.	RO	Yes	000ь
31	Overrides disables V • Wh Sta • Wh Sta Notes: If sets the E value can Protection	PROM W the interr Writes to the en WP# is tus registe en WP# is tus registe f the interr epWen bit not be cho n, until Wi t not imple	the Serial EEPRO s high or EepWpe er is writable s low and EepWpe er is protected and serial EEPRO to write-protect to unged to 0, nor ca p# is high. emented in certain	M Write Protect OM Status regist on = 0, and EepWe en = 1, or EepWe OM Write Protect the Serial EEPR on the EepBp[1:0]	WP# input and enter: Yen = 1, the Serial Yen = 0, the Serial WP# input is Low OM Status regist If bits be cleared Ms. Refer to the serial	EEPROM w, after software eer, the EepWen to disable Block	RW	Yes	0

a. Within the serial EEPROM's internal **Status** register, only bits [31, 27:26] can be written.

Register 13-89. 264h Serial EEPROM Data Buffer (Only Port 0)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	EepBuf Serial EEPROM RW buffer. Read/Write command to the corresponding Serial EEPROM Control register results in a 4-byte Read/Write to or from the serial EEPROM device.	RW	Yes	0000_0000h

Register 13-90. 268h Serial EEPROM Clock Frequency (Only Port 0)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
2:0	EepFreq[2:0] Serial EEPROM clock (EE_SK) frequency control. 000b = 1 MHz (default) 001b = 1.98 MHz 010b = 5 MHz 011b = 9.62 MHz 100b = 12.5 MHz 101b = 15.6 MHz 111b = Reserved	RW	Yes	000Ь
7:3	Reserved	RsvdP	No	0-0h
10:8	EepCsStHld[2:0] Number of 1/2 EE_SK Clock cycles. 001b = Setup and hold of EE_CS# active to EE_SK active or EE_SK inactive to EE_CS# inactive	RW	Yes	000b
31:11	Reserved	RsvdP	No	0-0h

Register 13-91. 26Ch Serial EEPROM 3rd Address Byte (Only Port 0)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Serial EEPROM 3 rd Address Byte	RW	Yes	00h
31:8	Reserved	RsvdP	No	0000_00h

Register 13-92. 270h Station 2 Lane Status (Only Port 0)

Bit(s)		Description	Туре	Serial EEPROM and I ² C	Default
	Station 2	Lane Up Status			
	Station 2 l	Station 2 Lane Up status for Lanes [47-32], respectively.			
	0 = Lane i	is down			
	1 = Lane i	is up			
	Bit	Controls Status for Lane			
	0	32		No	
	1	33			
	2	34			
	3	35			
	4	36			
15:0	5	37	RO		FFFFh
	6	38			
	7	39			
	8	40			
	9	41			
	10	42			
	11	43			
	12	44			
	13	45			
	14	46			
	15	47			
31:16	Reserved		RsvdP	No	0000h

13.16.3 Device-Specific Registers – I²C Interface

Table 13-22 defines the I²C interface register map.

Table 13-22. Device-Specific I²C Interface Register Map (Only Port 0)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Factory Test Only	290h
I ² C Configuration	294h
Factory Test Only 298	3h – 2A8h
Reserved 2AC	2C4h

Register 13-93. 294h I²C Configuration (Only Port 0)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Def	ault
2:0	Slave Address Bits [6:0] comprise the I ² C Slave address, 5Fh – value of bits [2:0] reflects the state of the I2C_ADDR[2:0] balls, which default to 111b by virtue of weak internal pull-up resistors. Note: The I ² C Slave address must not be changed by an I ² C Write command.	HwInit	Yes	111b	5Fh
6:3	Slave Address Bits [6:0] comprise the I ² C Slave address, 5Fh – field [6:3] defaults to 1011b. Note: The I ² C Slave address must not be changed by an I ² C Write command.	RW	Yes	1011b	
9:7	Reserved	RsvdP	No	000ь	
10	Factory Test Only	RW	Yes	0	
31:11	Reserved	RW	Yes	0000	_00h

13.16.4 Device-Specific Registers – Bus Number CAM

The **Bus Number Content-Addressable Memory (BusNoCAM)** are used to determine the Configuration TLP completion route. These registers contain mirror copies of the **Primary Bus Number**, **Secondary Bus Number**, and **Subordinate Bus Number** registers of each PEX 8548 port.

These registers are automatically updated by hardware. Modifying these registers by writing to the addresses listed here is not recommended.

Table 13-23. Device-Specific Bus Number CAM Register Map (Only Ports 0, 8, and 12)

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	
Reserved	Bus Number CAM 0	2C8h
Reserved	Bus Number CAM 1	2CCh
Reserved	Bus Number CAM 2	2D0h
	Reserved 2D4h –	2E4h
Reserved	Bus Number CAM 8	2E8h
Reserved	Bus Number CAM 9	2ECh
Reserved	Bus Number CAM 10	2F0h
	Reserved	2F4h
Reserved	Bus Number CAM 12	2F8h
Reserved	Bus Number CAM 13	2FCh
Reserved	Bus Number CAM 14	300h
	Reserved	304h

Register 13-94. 2C8h Bus Number CAM 0 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 0 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 0 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 0 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-95. 2CCh Bus Number CAM 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 1 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 1 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 1 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-96. 2D0h Bus Number CAM 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 2 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 2 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 2 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-97. 2E8h Bus Number CAM 8 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 8 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 8 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 8 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-98. 2ECh Bus Number CAM 9 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 9 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 9 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 9 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-99. 2F0h Bus Number CAM 10 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 10 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 10 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 10 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-100. 2F8h Bus Number CAM 12 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 12 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 12 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 12 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-101. 2FCh Bus Number CAM 13 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 13 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 13 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 13 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

Register 13-102. 300h Bus Number CAM 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Primary Bus Number Mirror copy of Port 14 Primary Bus Number.	RW	Yes	00h
15:8	Secondary Bus Number Mirror copy of Port 14 Secondary Bus Number.	RW	Yes	00h
23:16	Subordinate Bus Number Mirror copy of Port 14 Subordinate Bus Number.	RW	Yes	00h
31:24	Reserved	RsvdP	No	00h

13.16.5 Device-Specific Registers – I/O CAM

The **I/O Content-Addressable Memory (IOCAM)** registers are used to determine I/O Request routing. These registers contain mirror copies of the **I/O Base** and **I/O Limit** registers of each PEX 8548 port.

These registers are automatically updated by hardware. Modifying these registers by writing to the addresses listed here is not recommended.

Table 13-24. Device-Specific I/O CAM Register Map (Only Ports 0, 8, and 12)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
I/O CAM 1	I/O CAM 0	308h
Reserved	I/O CAM 2	30Ch
Rese	rved 310h –	314h
I/O CAM 9	I/O CAM 8	318h
Reserved	I/O CAM 10	31Ch
I/O CAM 13	I/O CAM 12	320h
Reserved	I/O CAM 14	324h
Rese	rved 328h –	344h

Register 13-103. 308h I/O CAM 0 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 0 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 0 I/O Limit value.	RW	Yes	Oh

Register 13-104. 30Ah I/O CAM 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 1 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 1 I/O Limit value.	RW	Yes	Oh

Register 13-105. 30Ch I/O CAM 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 2 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 2 I/O Limit value.	RW	Yes	Oh

Register 13-106. 318h I/O CAM 8 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 8 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 8 I/O Limit value.	RW	Yes	Oh

Register 13-107. 31Ah I/O CAM 9 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 9 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 9 I/O Limit value.	RW	Yes	0h

Register 13-108. 31Ch I/O CAM 10 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 10 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 10 I/O Limit value.	RW	Yes	Oh

Register 13-109. 320h I/O CAM 12 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 12 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 12 I/O Limit value.	RW	Yes	Oh

Register 13-110. 322h I/O CAM 13 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 13 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 13 I/O Limit value.	RW	Yes	Oh

Register 13-111. 324h I/O CAM 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
7:4	I/O Base Mirror copy of Port 14 I/O Base value.	RW	Yes	Fh
11:8	I/O Addressing Capability 0h = 16-bit I/O addressing 1h = 32-bit I/O addressing	RO	Yes	1h
15:12	I/O Limit Mirror copy of Port 14 I/O Limit value.	RW	Yes	Oh

13.16.6 Device-Specific Registers – Address-Mapping CAM

The Address-Mapping Content-Addressable Memory (AMCAM) registers are used to used to determine Memory Request routing. These registers contain mirror copies of the Memory Base and Limit. Prefetchable Memory Base and Limit, Prefetchable Memory Upper Base Address, and Prefetchable Memory Upper Limit Address registers of each PEX 8548 port.

These registers are automatically updated by hardware. Modifying these registers by writing to the addresses listed here is not recommended.

Table 13-25. Device-Specific AMCAM Register Map (Only Ports 0, 8, and 12)

AMCAM 0 Memory Limit	AMCAM 0 Memory Base	3
AMCAM 0 Prefetchable Memory Limit	AMCAM 0 Prefetchable Memory Base	3-
AMCAM 0 Prefetchable Me	emory Upper Base Address	3
AMCAM 0 Prefetchable Me	mory Upper Limit Address	3
AMCAM 1 Memory Limit	AMCAM 1 Memory Base	3
AMCAM 1 Prefetchable Memory Limit	AMCAM 1 Prefetchable Memory Base	3.
AMCAM 1 Prefetchable Me	emory Upper Base Address	3
AMCAM 1 Prefetchable Me	mory Upper Limit Address	3
AMCAM 2 Memory Limit	AMCAM 2 Memory Base	3
AMCAM 2 Prefetchable Memory Limit	AMCAM 2 Prefetchable Memory Base	3
AMCAM 2 Prefetchable Me	emory Upper Base Address	3
AMCAM 2 Prefetchable Me	mory Upper Limit Address	3
Resei	rved	378h – 3
AMCAM 8 Memory Limit	AMCAM 8 Memory Base	3
AMCAM 8 Prefetchable Memory Limit	AMCAM 8 Prefetchable Memory Base	3
AMCAM 8 Prefetchable Me	emory Upper Base Address	3
AMCAM 8 Prefetchable Me	mory Upper Limit Address	3
AMCAM 9 Memory Limit	AMCAM 9 Memory Base	3
AMCAM 9 Prefetchable Memory Limit	AMCAM 9 Prefetchable Memory Base	3:
AMCAM 9 Prefetchable Me	emory Upper Base Address	3
AMCAM 9 Prefetchable Me	mory Upper Limit Address	3
AMCAM 10 Memory Limit	AMCAM 10 Memory Base	3
AMCAM 10 Prefetchable Memory Limit	AMCAM 10 Prefetchable Memory Base	3

Table 13-25. Device-Specific AMCAM Register Map (Only Ports 0, 8, and 12) (Cont.)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

AMCAM 10 Prefetchable Memory Upper Base Address			3F0l	
AMCAM 10 Prefetchable N	AMCAM 10 Prefetchable Memory Upper Limit Address			
Res	Reserved 3F8h -			
AMCAM 12 Memory Limit	AMCAM 12 Memory Limit AMCAM 12 Memory Base			
AMCAM 12 Prefetchable Memory Limit	AMCAM 12 Prefetchable Memory Base		40Cl	
AMCAM 12 Prefetchable M	Memory Upper Base Address		4101	
AMCAM 12 Prefetchable N	Memory Upper Limit Address		4141	
AMCAM 13 Memory Limit	AMCAM 13 Memory Limit AMCAM 13 Memory Base			
AMCAM 13 Prefetchable Memory Limit	AMCAM 13 Prefetchable Memory Limit AMCAM 13 Prefetchable Memory Base		41C	
AMCAM 13 Prefetchable M	Memory Upper Base Address		4201	
AMCAM 13 Prefetchable N	Memory Upper Limit Address		4241	
AMCAM 14 Memory Limit	AMCAM 14 Memory Base		4281	
AMCAM 14 Prefetchable Memory Limit	AMCAM 14 Prefetchable Memory Base		42C	
AMCAM 14 Prefetchable Memory Upper Base Address			4301	
AMCAM 14 Prefetchable N	AMCAM 14 Prefetchable Memory Upper Limit Address			
Res	erved	438h –	5481	

Register 13-112. 348h AMCAM 0 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default				
	AMCAM 0 Memory Base							
3:0	Reserved	RsvdP	No	Oh				
15:4	AMCAM 0 Memory Base Mirror copy of Port 0 Memory Base value.	RW	Yes	FFFh				
	AMCAM 0 Memory Limit							
19:16	Reserved	RsvdP	No	0h				
31:20	AMCAM 0 Memory Limit Mirror copy of Port 0 Memory Limit value.	RW	Yes	000h				

Register 13-113. 34Ch AMCAM 0 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 0 Prefetchable Memory Base			
3:0	AMCAM 0 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 0 Prefetchable Memory Base AMCAM 0 Port 0 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 0 Prefetchable Memory Limit			
19:16	AMCAM 0 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 0 Prefetchable Memory Limit AMCAM 0 Port 0 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-114. 350h AMCAM 0 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 0 Prefetchable Memory Base[63:32] AMCAM 0 Port 0 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-115. 354h AMCAM 0 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
21.0	AMCAM 0 Prefetchable Memory Limit[63:32]	RW	Yes	0000 00006
31:0	AMCAM 0 Port 0 Prefetchable Memory Limit[63:32].	KW	ies	0000_0000h

Register 13-116. 358h AMCAM 1 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default					
	AMCAM 1 Memory Base								
3:0	Reserved	RsvdP	No	0h					
15:4	AMCAM 1 Memory Base Mirror copy of Port 1 Memory Base value.	RW	Yes	FFFh					
	AMCAM 1 Memory Limit								
19:16	Reserved	RsvdP	No	0h					
31:20	AMCAM 1 Memory Limit Mirror copy of Port 1 Memory Limit value.	RW	Yes	000h					

Register 13-117. 35Ch AMCAM 1 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 1 Prefetchable Memory Base			
3:0	AMCAM 1 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 1 Prefetchable Memory Base AMCAM 1 Port 1 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 1 Prefetchable Memory Limit			
19:16	AMCAM 1 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 1 Prefetchable Memory Limit AMCAM 1 Port 1 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-118. 360h AMCAM 1 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 1 Prefetchable Memory Base[63:32] AMCAM 1 Port 1 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-119. 364h AMCAM 1 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

	Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	21.0	AMCAM 1 Prefetchable Memory Limit[63:32]	RW	Vac	0000 00006
31:0	AMCAM 1 Port 1 Prefetchable Memory Limit[63:32].	KW	Yes	0000_0000h	

Register 13-120. 368h AMCAM 2 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default		
	AMCAM 2 Memory Base					
3:0	Reserved	RsvdP	No	Oh		
15:4	AMCAM 2 Memory Base Mirror copy of Port 2 Memory Base value.	RW	Yes	FFFh		
	AMCAM 2 Memory Limit					
19:16	Reserved	RsvdP	No	Oh		
31:20	AMCAM 2 Memory Limit Mirror copy of Port 2 Memory Limit value.	RW	Yes	000h		

Register 13-121. 36Ch AMCAM 2 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 2 Prefetchable Memory Base	•	•	
3:0	AMCAM 2 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 2 Prefetchable Memory Base AMCAM 2 Port 2 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 2 Prefetchable Memory Limit	t		
19:16	AMCAM 2 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 2 Prefetchable Memory Limit AMCAM 2 Port 2 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-122. 370h AMCAM 2 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 2 Prefetchable Memory Base[63:32] AMCAM 2 Port 2 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-123. 374h AMCAM 2 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 2 Prefetchable Memory Limit[63:32] AMCAM 2 Port 2 Prefetchable Memory Limit[63:32].	RW	Yes	0000_0000h

Register 13-124. 3C8h AMCAM 8 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default		
	AMCAM 8 Memory Base					
3:0	Reserved	RsvdP	No	0h		
15:4	AMCAM 8 Memory Base Mirror copy of Port 8 Memory Base value.	RW	Yes	FFFh		
	AMCAM 8 Memory Limit					
19:16	Reserved	RsvdP	No	0h		
31:20	AMCAM 8 Memory Limit Mirror copy of Port 8 Memory Limit value.	RW	Yes	000h		

Register 13-125. 3CCh AMCAM 8 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 8 Prefetchable Memory Base			
3:0	AMCAM 8 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 8 Prefetchable Memory Base AMCAM 8 Port 8 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 8 Prefetchable Memory Limit			
19:16	AMCAM 8 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 8 Prefetchable Memory Limit AMCAM 8 Port 8 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-126. 3D0h AMCAM 8 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 8 Prefetchable Memory Base[63:32] AMCAM 8 Port 8 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-127. 3D4h AMCAM 8 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 8 Prefetchable Memory Limit[63:32] AMCAM 8 Port 8 Prefetchable Memory Limit[63:32].	RW	Yes	0000_0000h

Register 13-128. 3D8h AMCAM 9 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default		
	AMCAM 9 Memory Base					
3:0	Reserved	RsvdP	No	0h		
15:4	AMCAM 9 Memory Base Mirror copy of Port 9 Memory Base value.	RW	Yes	FFFh		
	AMCAM 9 Memory Limit					
19:16	Reserved	RsvdP	No	0h		
31:20	AMCAM 9 Memory Limit Mirror copy of Port 9 Memory Limit value.	RW	Yes	000h		

Register 13-129. 3DCh AMCAM 9 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 9 Prefetchable Memory Base			
3:0	AMCAM 9 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 9 Prefetchable Memory Base AMCAM 9 Port 9 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 9 Prefetchable Memory Limit			
19:16	AMCAM 9 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 9 Prefetchable Memory Limit AMCAM 9 Port 9 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-130. 3E0h AMCAM 9 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 9 Prefetchable Memory Base[63:32] AMCAM 9 Port 9 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-131. 3E4h AMCAM 9 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 9 Prefetchable Memory Limit[63:32] AMCAM 9 Port 9 Prefetchable Memory Limit[63:32].	RW	Yes	0000_0000h

Register 13-132. 3E8h AMCAM 10 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default			
	AMCAM 10 Memory Base						
3:0	Reserved	RsvdP	No	0h			
15:4	AMCAM 10 Memory Base Mirror copy of Port 10 Memory Base value.	RW	Yes	FFFh			
	AMCAM 10 Memory Limit						
19:16	Reserved	RsvdP	No	0h			
31:20	AMCAM 10 Memory Limit Mirror copy of Port 10 Memory Limit value.	RW	Yes	000h			

Register 13-133. 3ECh AMCAM 10 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 10 Prefetchable Memory Base			
3:0	AMCAM 10 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 10 Prefetchable Memory Base AMCAM 10 Port 10 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 10 Prefetchable Memory Limit			
19:16	AMCAM 10 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 10 Prefetchable Memory Limit AMCAM 10 Port 10 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-134. 3F0h AMCAM 10 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 10 Prefetchable Memory Base[63:32] AMCAM 10 Port 10 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-135. 3F4h AMCAM 10 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 10 Prefetchable Memory Limit[63:32] AMCAM 10 Port 10 Prefetchable Memory Limit[63:32].	RW	Yes	0000_0000h

Register 13-136. 408h AMCAM 12 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default		
	AMCAM 12 Memory Base					
3:0	Reserved	RsvdP	No	0h		
15:4	AMCAM 12 Memory Base Mirror copy of Port 12 Memory Base value.	RW	Yes	FFFh		
	AMCAM 12 Memory Limit					
19:16	Reserved	RsvdP	No	0h		
31:20	AMCAM 12 Memory Limit Mirror copy of Port 12 Memory Limit value.	RW	Yes	000h		

Register 13-137. 40Ch AMCAM 12 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 12 Prefetchable Memory Base		•	
3:0	AMCAM 12 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 12 Prefetchable Memory Base AMCAM 12 Port 12 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 12 Prefetchable Memory Limit			
19:16	AMCAM 12 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 12 Prefetchable Memory Limit AMCAM 12 Port 12 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-138. 410h AMCAM 12 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 12 Prefetchable Memory Base[63:32] AMCAM 12 Port 12 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-139. 414h AMCAM 12 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 12 Prefetchable Memory Limit[63:32] AMCAM 12 Port 12 Prefetchable Memory Limit[63:32].	RW	Yes	0000_0000h

Register 13-140. 418h AMCAM 13 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default			
	AMCAM 13 Memory Base						
3:0	Reserved	RsvdP	No	0h			
15:4	AMCAM 13 Memory Base Mirror copy of Port 13 Memory Base value.	RW	Yes	FFFh			
	AMCAM 13 Memory Limit						
19:16	Reserved	RsvdP	No	0h			
31:20	AMCAM 13 Memory Limit Mirror copy of Port 13 Memory Limit value.	RW	Yes	000h			

Register 13-141. 41Ch AMCAM 13 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	AMCAM 13 Prefetchable Memory Base			
3:0	AMCAM 13 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
15:4	AMCAM 13 Prefetchable Memory Base AMCAM 13 Port 13 Prefetchable Memory Base[31:20].	RW	Yes	FFFh
	AMCAM 13 Prefetchable Memory Limit			
19:16	AMCAM 13 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h
31:20	AMCAM 13 Prefetchable Memory Limit AMCAM 13 Port 13 Prefetchable Memory Limit[31:20].	RW	Yes	000h

Register 13-142. 420h AMCAM 13 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
31:0	AMCAM 13 Prefetchable Memory Base[63:32] AMCAM 13 Port 13 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-143. 424h AMCAM 13 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 13 Prefetchable Memory Limit[63:32] AMCAM 13 Port 13 Prefetchable Memory Limit[63:32].	RW	Yes	0000_0000h

Register 13-144. 428h AMCAM 14 Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default			
	AMCAM 14 Memory Base						
3:0	Reserved	RsvdP	No	0h			
15:4	AMCAM 14 Memory Base Mirror copy of Port 14 Memory Base value.	RW	Yes	FFFh			
	AMCAM 14 Memory Limit						
19:16	Reserved	RsvdP	No	0h			
31:20	AMCAM 14 Memory Limit Mirror copy of Port 14 Memory Limit value.	RW	Yes	000h			

Register 13-145. 42Ch AMCAM 14 Prefetchable Memory Base and Limit (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default		
	AMCAM 14 Prefetchable Memory Base		•	•		
3:0	AMCAM 14 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h		
15:4	AMCAM 14 Prefetchable Memory Base AMCAM 14 Port 14 Prefetchable Memory Base[31:20].	RW	Yes	FFFh		
	AMCAM 14 Prefetchable Memory Limit					
19:16	AMCAM 14 Addressing Support 0h = 32-bit addressing is supported 1h = 64-bit addressing is supported	RO	Yes	1h		
31:20	AMCAM 14 Prefetchable Memory Limit AMCAM 14 Port 14 Prefetchable Memory Limit[31:20].	RW	Yes	000h		

Register 13-146. 430h AMCAM 14 Prefetchable Memory Upper Base Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 14 Prefetchable Memory Base[63:32] AMCAM 14 Port 14 Prefetchable Memory Base[63:32].	RW	Yes	0000_0000h

Register 13-147. 434h AMCAM 14 Prefetchable Memory Upper Limit Address (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	AMCAM 14 Prefetchable Memory Limit[63:32] AMCAM 14 Port 14 Prefetchable Memory Limit[63:32].	RW	Yes	0000_0000h

13.16.7 Device-Specific Registers – Ingress Control and Port Enable

Table 13-26. Device-Specific Ingress Control and Port Enable Register Map (Only Ports 0, 8, and 12)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Ingress Control	660h
Not Used Ingress Control Shadow	664h
Ingress Port Enable	668h
Negotiated Link Width for Ports 0, 1, 2	66Ch
Negotiated Link Width for Ports 8, 9, 10, 12, 13, 14	670h
Reserved 674h -	67Ch

Register 13-148. 660h Ingress Control (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Enable CSR Access by Downstream Devices Enables acceptance of Memory requests from a downstream Requester that is targeting any PEX 8548 registers.			
0	0 = Memory requests from a downstream device that is targeting PEX 8548 registers are <i>not supported</i> ; the downstream port flags an Uncorrectable Error, and, returns a Completion with Unsupported Request (UR) specified in the <i>Completion Status</i> field, to the downstream Requester. Only this mode is <i>PCI Express Base r1.1</i> -compliant. 1 = Memory requests from downstream Requesters, targeting any PEX 8548 registers in any port, are allowed.	RWS	Yes	0
	Note: This bit can be initially set only through the upstream port, I^2C interface, or by the serial EEPROM, to enable register access through the downstream ports; a downstream Requester cannot set the bit to grant itself (or peers) access to the PEX 8548 registers. Memory requests can access all PEX 8548 registers.			
1	Configuration Write to Device-Specific Register without Unsupported Request When set to 1, disables completions with an Unsupported Request status from being returned when Configuration Writes are attempted on Device-Specific registers.	RWS	Yes	0
21:2	Factory Test Only	RWS	Yes	0-0h
24:22	Not used	RWS	Yes	000b
25	Factory Test Only	RWS	Yes	0
26	Disable Upstream Port BAR0 and BAR1 Registers 0 = Enables upstream port Base Address 0 and Base Address 1 registers (BAR0 and BAR1, offsets 10h and 14h, respectively) 1 = Disables upstream port Base Address 0 and Base Address 1 registers (BAR0 and BAR1, offsets 10h and 14h, respectively)	RWS	Yes	0
27	Not used	RWS	Yes	0

Register 13-148. 660h Ingress Control (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Disable VGA BIOS Memory Access Decoding			
28	0 = Enables Bridge Control register <i>VGA 16-Bit Decode Enable</i> , <i>VGA Enable</i> , and <i>ISA Enable</i> bits (offset 3Ch[20:18], respectively), and enable decoding of PC ROM shadow addresses C0000h to CFFFFh (packets destined to these addresses are blocked)	RWS	Yes	0
	1 = Disables Bridge Control register <i>VGA 16-Bit Decode Enable</i> , <i>VGA Enable</i> , and <i>ISA Enable</i> bits (offset 3Ch[20:18], respectively), and disable decoding of PC ROM shadow addresses C0000h to CFFFFh (packets destined to these addresses are <i>not</i> blocked)			
	Disable Configuration Access from Upstream Port			
29	0 = Enables Configuration access from the upstream port 1 = Disables Configuration access from the upstream port	RWS	Yes	0
30	Factory Test Only	RWS	Yes	0
31	Not used	RWS	Yes	0

Register 13-149. 664h Ingress Control Shadow (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RWS	Yes	0
1	Use Serial EEPROM Values for Ingress Credit Initialization 0 = Use default values for ingress credit initialization 1 = Use serial EEPROM values for ingress credit initialization	RWS	Yes	0
7:2	Reserved	RWS	Yes	0-0h
31:8	Not used	RWS	Yes	0000_00h

Register 13-150. 668h Ingress Port Enable (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Ingress Port Enable The value of this register depends upon the number of ports used, which is dependent upon the Port Configuration register Port Configuration field (Port 0, 8, or 12, offset 224h[2:0]) value or STRAP_STN0_PORTCFG[1:0], STRAP_STN1_PORTCFG[1:0], and STRAP_STN2_PORTCFG[1:0] balls. Set the upper 16 bits to FFFFh. For the lower 16 bits, set each bit position that corresponds to an enabled port. Note: This register, in all stations (Ports 0, 8, and 12), must be programmed to the same value, to reflect the configuration of all ports. When a port is enabled in the corresponding station configuration, the bit is set to 1; otherwise, the bit is cleared to 0. For example: • If Station 0 is configured as x8x4x4, bits [2:0]=111b • If Station 0 is configured as x16, bits [2:0]=001b • If Station 0 is configured as x8x8, bits [2:0]=011b Table 13-27 provides a sample mapping, based upon the Port Configuration value.	RO	Yes	0000_7707h

Table 13-27. PEX 8548 Ingress Port Configurations

Port Configura	Lane Width/Port							Ingress Port Enable		
tionRegister Value	Station 0			Station 1		Station 2			Register Value	
(Port 0, 8, or 12, Offset 224h[2:0])	0	1	2	8	9	10	12	13	14	(Port 0, 8, or 12, Offset 668h)
0h, 3h, 4h, 5h, 6h, 7h	x8	x4	x4	x8	x4	x4	x8	x4	x4	Set the upper 16 bits to FFFFh. To determine the value for the lower
1h	x16			x16			x16			16 bits, start with 0h and set only those bit positions that correspond to the enabled ports. Bits [15, 11, 7:3] must
2h	x8	x8		x8	x8		x8	x8		be cleared to 0. Program the same value into Ports 0, 8, and 12.

Register 13-151. 66Ch Negotiated Link Width for Ports 0, 1, 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Negotiated Link Width for Port 0			
	000b = x1			
	001b = x2			
2:0	010b = x4	RO	No	000b
	011b = x8			
	100b = x16			
	All other encodings are <i>reserved</i> .			
2	Valid Negotiated Link Width for Port 0	DO.	No	0
3	1 = Valid negotiated width allowing Cut-Thru from/to port.	RO	No	U
	Negotiated Link Width for Port 1			
	000b = x1			
<i>C</i> 1	001b = x2	DO	NT	000b
6:4	010b = x4	RO	No	OOOB
	011b = x8			
	All other encodings are <i>reserved</i> .			
7	Valid Negotiated Link Width for Port 1	DO.		0
7	1 = Valid negotiated width allowing Cut-Thru from/to port.	RO	No	0
	Negotiated Link Width for Port 2			
	000b = x1			
10:8	001b = x2	RO	No	000b
	010b = x4			
	All other encodings are <i>reserved</i> .			
11	Valid Negotiated Link Width for Port 2	DO.	No	0
11	1 = Valid negotiated width allowing Cut-Thru from/to port.	RO		0
31:12	Reserved	RsvdP	No	0-0h

Register 13-152. 670h Negotiated Link Width for Ports 8, 9, 10, 12, 13, 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Negotiated Link Width for Port 8			
	000b = x1			
	001b = x2			
2:0	010b = x4	RO	No	000b
	011b = x8			
	100b = x16			
	All other encodings are <i>reserved</i> .			
3	Valid Negotiated Link Width for Port 8	RO	No	0
3	1 = Valid negotiated width allowing Cut-Thru from/to port.	KU	NO	U
	Negotiated Link Width for Port 9			
	000b = x1			
	001b = x2	D .O	3.7	0001
6:4	010b = x4	RO	No	000b
	011b = x8			
	All other encodings are <i>reserved</i> .			
7	Valid Negotiated Link Width for Port 9	D.O.	N	0
7	1 = Valid negotiated width allowing Cut-Thru from/to port.	RO	No	0
	Negotiated Link Width for Port 10			
	000b = x1			
10:8	001b = x2	RO	No	000b
	010b = x4			
	All other encodings are <i>reserved</i> .			
1.1	Valid Negotiated Link Width for Port 10	DO.	NI	0
11	1 = Valid negotiated width allowing Cut-Thru from/to port.	RO	No	0
15:12	Reserved	RsvdP	No	0h
		1	1	1

Register 13-152. 670h Negotiated Link Width for Ports 8, 9, 10, 12, 13, 14 (Only Ports 0, 8, and 12) *(Cont.)*

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
18:16	Negotiated Link Width for Port 12 000b = x1 001b = x2 010b = x4 011b = x8 100b = x16	RO	No	000Ь
19	All other encodings are <i>reserved</i> . Valid Negotiated Link Width for Port 12 1 = Valid negotiated width allowing Cut-Thru from/to port.	RO	No	0
22:20	Negotiated Link Width for Port 13 000b = x1 001b = x2 010b = x4 011b = x8 All other encodings are <i>reserved</i> .	RO	No	000Ь
23	Valid Negotiated Link Width for Port 13 1 = Valid negotiated width allowing Cut-Thru from/to port.	RO	No	0
26:24	Negotiated Link Width for Port 14 $000b = x1$ $001b = x2$ $010b = x4$ All other encodings are reserved.	RO	No	000Ь
27	All other encodings are <i>reserved</i> . Valid Negotiated Link Width for Port 14 1 = Valid negotiated width allowing Cut-Thru from/to port.	RO	No	0
31:28	Reserved	RsvdP	No	0h

13.16.8 Device-Specific Registers – I/O CAM Base and Limit Upper 16 Bits

Table 13-28. Device-Specific I/O CAM Base and Limit Upper 16 Bits Register Map (Only Ports 0, 8, and 12)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

I/O CAM_0 Limit[31:16] Upper Port 0 I/O CAM_0 Base[31:16] Upper Port 0			
I/O CAM_1 Limit[31:16] Upper Port 1		684h	
I/O CAM_2 Limit[31:16] Upper Port 2	I/O CAM_2 Base[31:16] Upper Port 2	688h	
Reserved		69Ch	
I/O CAM_8 Limit[31:16] Upper Port 8	I/O CAM_8 Base[31:16] Upper Port 8	6A0h	
I/O CAM_9 Limit[31:16] Upper Port 9	I/O CAM_9 Base[31:16] Upper Port 9	6A4h	
I/O CAM_10 Limit[31:16] Upper Port 10	I/O CAM_10 Base[31:16] Upper Port 10	6A8h	
Reso	erved	6ACh	
I/O CAM_12 Limit[31:16] Upper Port 12	I/O CAM_12 Base[31:16] Upper Port 12	6B0h	
I/O CAM_13 Limit[31:16] Upper Port 13	I/O CAM_13 Base[31:16] Upper Port 13	6B4h	
I/O CAM_14 Limit[31:16] Upper Port 14	I/O CAM_14 Base[31:16] Upper Port 14	6B8h	
Reserved			

Register 13-153. 680h I/OCAM Upper Port 0 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-154. 684h I/OCAM Upper Port 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-155. 688h I/OCAM Upper Port 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-156. 6A0h I/OCAM Upper Port 8 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-157. 6A4h I/OCAM Upper Port 9 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-158. 6A8h I/OCAM Upper Port 10 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-159. 6B0h I/OCAM Upper Port 12 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-160. 6B4h I/OCAM Upper Port 13 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

Register 13-161. 6B8h I/OCAM Upper Port 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	I/OCAM Base[31:16] I/O Base Upper 16 bits.	RW	Yes	0000h
31:16	I/OCAM Limit[31:16] I/O Limit Upper 16 bits.	RW	Yes	0000h

13.16.9 Device-Specific Registers – Base Address Shadow

The registers defined in Table 13-29 contain a shadow copy of the two Type 1 Configuration Base Address registers (**BAR0** and **BAR1**) for each PEX 8548 port.

Table 13-29. Device-Specific BAR Shadow Register Map (Only Ports 0, 8, and 12)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

BAR0 Shadow for Port 0	6C0h
BAR1 Shadow for Port 0	6C4h
BAR0 Shadow for Port 1	6C8h
BAR1 Shadow for Port 1	6CCh
BAR0 Shadow for Port 2	6D0h
BAR1 Shadow for Port 2	6D4h
Reserved 6D8h -	- 6FCh
BAR0 Shadow for Port 8	700h
BAR1 Shadow for Port 8	704h
BAR0 Shadow for Port 9	708h
BAR1 Shadow for Port 9	70Ch
BAR0 Shadow for Port 10	710h
BAR1 Shadow for Port 10	714h
Reserved 718h -	- 71Ch
BAR0 Shadow for Port 12	720h
BAR1 Shadow for Port 12	724h
BAR0 Shadow for Port 13	728h
BAR1 Shadow for Port 13	72Ch
BAR0 Shadow for Port 14	730h
BAR1 Shadow for Port 14	734h
Reserved 738h -	- 73Ch

Register 13-162. 6C0h BAR0 Shadow for Port 0 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 0. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00ь
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Base Address 0 Shadow copy of Port 0 Base Address 0.	RW	Yes	0000h

Register 13-163. 6C4h BAR1 Shadow for Port 0 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BAR0 Shadow for Port 0 register <i>Memory Map Type</i> field (offset 6C0h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 0 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 0 register <i>Memory Map Type</i> field (offset 6C0h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-164. 6C8h BAR0 Shadow for Port 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 1. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00ь
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Shadow copy of Port 1 Base Address 0.	RW	Yes	0000h

Register 13-165. 6CCh BAR1 Shadow for Port 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BAR0 Shadow for Port 1 register <i>Memory Map Type</i> field (offset 6C8h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 1 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 1 register <i>Memory Map Type</i> field (offset 6C8h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-166. 6D0h BAR0 Shadow for Port 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 2. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00ь
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Base Address 0 Shadow copy of Port 2 Base Address 0.	RW	Yes	0000h

Register 13-167. 6D4h BAR1 Shadow for Port 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BAR0 Shadow for Port 2 register <i>Memory Map Type</i> field (offset 6D0h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 2 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 2 register <i>Memory Map Type</i> field (offset 6D0h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-168. 700h BAR0 Shadow for Port 8 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 8. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00Ъ
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Base Address 0 Shadow copy of Port 8 Base Address 0.	RW	Yes	0000h

Register 13-169. 704h BAR1 Shadow for Port 8 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BAR0 Shadow for Port 8 register <i>Memory Map Type</i> field (offset 700h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 8 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 8 register <i>Memory Map Type</i> field (offset 700h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-170. 708h BAR0 Shadow for Port 9 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 9. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00ъ
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Base Address 0 Shadow copy of Port 9 Base Address 0.	RW	Yes	0000h

Register 13-171. 70Ch BAR1 Shadow for Port 9 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BAR0 Shadow for Port 9 register <i>Memory Map Type</i> field (offset 708h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 9 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 9 register <i>Memory Map Type</i> field (offset 708h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-172. 710h BAR0 Shadow for Port 10 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 10. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00Ъ
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Base Address 0 Shadow copy of Port 10 Base Address 0.	RW	Yes	0000h

Register 13-173. 714h BAR1 Shadow for Port 10 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BARO Shadow for Port 10 register <i>Memory Map Type</i> field (offset 710h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 10 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 10 register <i>Memory Map Type</i> field (offset 710h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-174. 720h BAR0 Shadow for Port 12 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 12. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00ь
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Base Address 0 Shadow copy of Port 12 Base Address 0.	RW	Yes	0000h

Register 13-175. 724h BAR1 Shadow for Port 12 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BAR0 Shadow for Port 12 register <i>Memory Map Type</i> field (offset 720h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 12 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 12 register <i>Memory Map Type</i> field (offset 720h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-176. 728h BAR0 Shadow for Port 13 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 13. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00ь
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0. Reserved	RO RsvdP	Yes	0 000h
10:4	Base Address 0	KSVUP	INO	UUUN
31:17	Shadow copy of Port 13 Base Address 0.	RW	Yes	0000h

Register 13-177. 72Ch BAR1 Shadow for Port 13 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BARO Shadow for Port 13 register <i>Memory Map Type</i> field (offset 728h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 13 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 13 register <i>Memory Map Type</i> field (offset 728h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

Register 13-178. 730h BAR0 Shadow for Port 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
0	Memory Space Indicator 0 = Memory BAR 1 = I/O BAR Note: Hardwired to 0.	RO	No	0
2:1	Memory Map Type Memory Mapping for Port 14. 00b = Base Address register is 32 bits wide and can be mapped anywhere in the 32-bit Memory space 10b = Base Address register is 64 bits wide and can be mapped anywhere in the 64-bit Address space 01b, 11b = Reserved	RO	Yes	00ъ
3	Prefetchable 0 = Not Prefetchable 1 = Prefetchable Note: Hardwired to 0.	RO	Yes	0
16:4	Reserved	RsvdP	No	000h
31:17	Base Address 0 Shadow copy of Port 14 Base Address 0.	RW	Yes	0000h

Register 13-179. 734h BAR1 Shadow for Port 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	Base Address 1[63:32] When the BAR0 Shadow for Port 14 register <i>Memory Map Type</i> field (offset 730h[2:1]) is set to 10b, 64-bit mode is enabled and this register becomes a Shadow copy of Port 14 Base Address 1[63:32].	RW	Yes	0000_0000h
	Reserved when the BAR0 Shadow for Port 14 register <i>Memory Map Type</i> field (offset 730h[2:1]) is not set to 10b.	RsvdP	Yes	0000_0000h

13.16.10 Device-Specific Registers – Shadow Virtual Channel Capability

Table 13-30. Device-Specific Shadow Virtual Channel (VC) Capability Register Map (Only Ports 0, 8, and 12)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

VC0 Port 0 Capability	740h
Reserved	744h
VC0 Port 1 Capability	748h
Reserved	74Ch
VC0 Port 2 Capability	750h
Reserved 754h -	77Cł
VC0 Port 8 Capability	780h
VC0 Port 9 Capability	788h
Reserved	78Ch
VC0 Port 10 Capability	790h
Reserved 794h -	- 79Ch
VC0 Port 12 Capability	7A0h
Reserved	7A4h
VC0 Port 13 Capability	7A8h
Reserved	7ACł
VC0 Port 14 Capability	7B0h
Reserved 7B4h -	- 83Ch

Register 13-180. 740h VC0 Port 0 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	TC_VC0_0 Map[0] Always mapped to Virtual Channel 0. Tied to 1.	RO	No	1
7:1	TC_VC0_0 Map[7:1] Always mapped to Virtual Channel 0.	RW	Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_0 ID Port 0 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_0 Enable Port 0 Virtual Channel 0 Enable.	RO	No	1

Register 13-181. 748h VC0 Port 1 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Always mapped to Virtual Channel 0. Tied to 1.		No	1
7:1	Always mapped to Virtual Channel 0.		Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_1 ID Port 1 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_1 Enable Port 1 Virtual Channel 0 Enable.	RO	No	1

Register 13-182. 750h VC0 Port 2 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	TC_VC0_2 Map[0] Always mapped to Virtual Channel 0. Tied to 1.	RO	No	1
7:1	TC_VC0_2 Map[7:1] Always mapped to Virtual Channel 0.	RW	Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_2 ID Port 2 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_2 Enable Port 2 Virtual Channel 0 Enable.	RO	No	1

Register 13-183. 780h VC0 Port 8 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	TC_VC0_8 Map[0] Always mapped to Virtual Channel 0. Tied to 1.	RO	No	1
7:1	TC_VC0_8 Map[7:1] Always mapped to Virtual Channel 0.	RW	Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_8 ID Port 8 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_8 Enable Port 8 Virtual Channel 0 Enable.	RO	No	1

Register 13-184. 788h VC0 Port 9 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Always mapped to Virtual Channel 0. Tied to 1. TC. VC0 9 Map[7:1]		No	1
7:1	Always mapped to Virtual Channel 0.		Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_9 ID Port 9 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_9 Enable Port 9 Virtual Channel 0 Enable.	RO	No	1

Register 13-185. 790h VC0 Port 10 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	TC_VC0_10 Map[0] Always mapped to Virtual Channel 0. Tied to 1.	RO	No	1
7:1	TC_VC0_10 Map[7:1] Always mapped to Virtual Channel 0.	RW	Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_10 ID Port 10 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_10 Enable Port 10 Virtual Channel 0 Enable.	RO	No	1

Register 13-186. 7A0h VC0 Port 12 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	TC_VC0_12 Map[0] Always mapped to Virtual Channel 0. Tied to 1.	RO	No	1
7:1	Always mapped to Virtual Channel 0.		Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_12 ID Port 12 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_12 Enable Port 12 Virtual Channel 0 Enable.	RO	No	1

Register 13-187. 7A8h VC0 Port 13 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Always mapped to Virtual Channel 0. Tied to 1.		No	1
7:1	TC_VC0_13 Map[7:1] Always mapped to Virtual Channel 0.	RW	Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_13 ID Port 13 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_13 Enable Port 13 Virtual Channel 0 Enable.	RO	No	1

Register 13-188. 7B0h VC0 Port 14 Capability (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	TC_VC0_14 Map[0] Always mapped to Virtual Channel 0. Tied to 1.	RO	No	1
7:1	TC_VC0_14 Map[7:1] Always mapped to Virtual Channel 0.	RW	Yes	7Fh
23:8	Reserved	RsvdP	No	000h
24	VC0_14 ID Port 14 Virtual Channel 0 ID.	RO	No	0
30:25	Reserved	RsvdP	No	00h
31	VC0_14 Enable Port 14 Virtual Channel 0 Enable.	RO	No	1

13.16.11 Device-Specific Registers – Ingress Credit Handler

Changing credit values from default register values must be done carefully. On a per-station basis, the total sum of the Header for all flows of all ports within the station must be \leq 190d, and the sum of all Payload credits must be \leq 1,140d; otherwise, the device will not function as expected. Also, there are minimal required Header credits for all the flows, that are required to achieve reasonable performance. The minimum initial Payload credits for Posted and Completions must exceed the required credits for a Maximum Payload Size TLP by 8.

Table 13-31. Device-Specific Ingress Credit Handler (INCH) Register Map

D J	INCI	ID (D 10 ", C 0",	0.1.2
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	76543210

Reserved	INCH Port Pool Setting for Stations 0, 1, 2		9
	Reserved	944h –	9
INCH Thr	eshold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12 VC0 Posted		Α
INCH Thresh	nold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12 VC0 Non-Posted		Α
INCH Thresh	nold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12 VC0 Completion		A
	Reserved	A0Ch –	A
INCH Thr	eshold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13 VC0 Posted		A
INCH Thresh	nold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13 VC0 Non-Posted		A
INCH Thresh	nold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13 VC0 Completion		A
	Reserved	A24h -	Α
INCH Thre	eshold Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Posted		A
INCH Thresh	old Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Non-Posted		A
INCH Thresh	old Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Completion		A
	Reserved	A3Ch –	В

Register 13-189. 940h INCH Port Pool Setting for Stations 0, 1, 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
2:0	Port 0, 8, or 12 Payload Pool Payload credits (other than the initial credits) for Posted/Completion TLPs dedicated to Port $0/8/12$. Port 0 field is for Port 0. Port 8 field is for Port 8. Port 12 field is for Port 12. $000b = 0 100b = 128$ $001b = 32 101b = 192$ $010b = 64 110b, 111b = 256$ $011b = 96$	RWS	Yes	000Ь
3	Unused 0 Reserved Program to 0. Additional bit for Port 0/8/12 Payload Pool.	RWS	Yes	0
6:4	Port 0, 8, or 12 Header Pool Combined header credits (other than the initial credits) dedicated for Port 0/8/12. Port 0 field is for Port 0. Port 8 field is for Port 8. Port 12 field is for Port 12. 000b = 0 TLP	RWS	Yes	000Ь
7	Unused 1 Reserved Should be kept at 0. Additional bit for Port 0/8/12 Header Pool.	RWS	Yes	0

Register 13-189. 940h INCH Port Pool Setting for Stations 0, 1, 2 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
10:8	Port 1, 9, or 13 Payload Pool Payload credits (other than the initial credits) for Posted/Completion TLPs dedicated to Port $1/9/13$. Port 0 field is for Port 1. Port 8 field is for Port 9. Port 12 field is for Port 13. $000b = 0 100b = 128$ $001b = 32 101b = 192$ $010b = 64 110b, 111b = 256$ $011b = 96$	RWS	Yes	000Ь
11	Unused 2 Reserved Program to 0. Additional bit for Port 1/9/13 Payload Pool.	RWS	Yes	0
14:12	Port 1, 9, or 13 Header Pool Combined header credits (other than the initial credits) dedicated for Port 1/9/13. Port 0 field is for Port 1. Port 8 field is for Port 9. Port 12 field is for Port 13. 000b = 0 TLP	RWS	Yes	000ь
15	Unused 3 Reserved Should be kept at 0. Additional bit for Port 1/9/13 Header Pool.	RWS	Yes	0

Register 13-189. 940h INCH Port Pool Setting for Stations 0, 1, 2 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
18:16	Port 2, 10, or 14 Payload Pool Payload credits (other than the initial credits) for Posted/Completion TLPs dedicated to Port 2/10/14. Port 0 field is for Port 2. Port 8 field is for Port 10. Port 12 field is for Port 14. 000b = 0 100b = 128 001b = 32 101b = 192 010b = 64 110b, 111b = 256 011b = 96	RWS	Yes	000Ь
19	Unused 4 Reserved Program to 0. Additional bit for Port 2/10/14 Payload Pool.	RWS	Yes	0
22:20	Port 2, 10, or 14 Header Pool Combined header credits (other than the initial credits) dedicated for Port 2/10/14. Port 0 field is for Port 2. Port 8 field is for Port 10. Port 12 field is for Port 14. 000b = 0 TLP	RWS	Yes	000Ь
23	Unused 5 Reserved Should be kept at 0. Additional bit for Port 2/10/14 Header Pool.	RWS	Yes	0
31:24	Reserved	RsvdP	No	00h

Register 13-190. A00h INCH Threshold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12 VC0 Posted (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
Posted cr	edits are used for Virtual Channel 0 (VC0) Memory Write and Message transaction	ons.		
2:0	Reserved	RsvdP	No	000b
8:3	Payload Payload Credit/8 = 128d (8 * 10h) payload for x16 or x8 (programmed port width).	RWS	Yes	10h
13:9	Header Header Credit = 22d for x16 or 13d for x8 (programmed port width).	RWS	Yes	16h
15:14	FC Update High-Priority Threshold for Payload Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
17:16	FC Update High-Priority Threshold for Header 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000Ь
31:21	Reserved	RsvdP	No	000h

Register 13-191. A04h INCH Threshold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12 VC0 Non-Posted (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	ed credits are used for Virtual Channel 0 (VC0) Memory Read, I/O Read, I/O Write guration Write transactions.	e, Configurati	on Read,	
8:0	Payload Reserved Value of 000h indicates infinite credit.	RsvdP	Yes	000h
13:9	Header Header Initial Credit (same for all programmed port widths).	RWS	Yes	8h
15:14	FC Update High-Priority Threshold for Payload Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
17:16	FC Update High-Priority Threshold for Header 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000ь
31:21	Reserved	RsvdP	No	000h

Register 13-192. A08h INCH Threshold Station 0, Port 0 / Station 1, Port 8 / Station 2, Port 12 VC0 Completion (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	on credits are used for Virtual Channel 0 (VC0) Memory Read, I/O Read, I/O Write guration Write transaction Completions.	te, Configurati	on Read,	
2:0	Reserved	RsvdP	No	000b
8:3	Payload Payload Credit/8 = 128d (8 * 10h) payload for x16 or x8 (programmed port width).	RWS	Yes	10h
13:9	Header Header Credit = 21d for x16 or 12d for x8 (programmed port width).	RWS	Yes	15h
15:14	FC Update High-Priority Threshold for Payload Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
17:16	FC Update High-Priority Threshold for Header Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000Ь
31:21	Reserved	RsvdP	No	000h

Register 13-193. A18h INCH Threshold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13 VC0 Posted (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
Posted cre	edits are used for Virtual Channel 0 (VC0) Memory Write and Message transacti	ons.		
2:0	Reserved	RsvdP	No	000b
8:3	Payload Payload Credit/8 = 128d (8 * 10h) payload for x8 or 72d (8 * 9h) for x4 (negotiated port width).	RWS	Yes	10h or 9h
13:9	Header Header Credit = 13d for x8 or 9d for x4 (negotiated port width).	RWS	Yes	Dh or 9h
15:14	FC Update High-Priority Threshold for Payload Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00b
17:16	FC Update High-Priority Threshold for Header 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000Ь
31:21	Reserved	RsvdP	No	000h

Register 13-194. A1Ch INCH Threshold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13 VC0 Non-Posted (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	ed credits are used for Virtual Channel 0 (VC0) Memory Read, I/O Read, I/O Write guration Write transactions.	e, Configurati	on Read,	
8:0	Payload Reserved Value of 000h indicates infinite credit.	RsvdP	Yes	000h
13:9	Header Header Initial Credit.	RWS	Yes	8h
15:14	FC Update High-Priority Threshold for Payload Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
17:16	FC Update High-Priority Threshold for Header 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000ь
31:21	Reserved	RsvdP	No	000h

Register 13-195. A20h INCH Threshold Station 0, Port 1 / Station 1, Port 9 / Station 2, Port 13 VC0 Completion (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	on credits are used for Virtual Channel 0 (VC0) Memory Read, I/O Read, I/O W guration Write transaction Completions.	rite, Configurati	on Read,	
2:0	Reserved	RsvdP	No	000b
8:3	Payload Payload Credit/8 = 128d (8 * 10h) payload for x8 or 72d (8 * 9h) for x4 (negotiated port width).	RWS	Yes	10h or 9h
13:9	Header Header Credit = 12d for x8 or 8d for x4 (programmed port width).	RWS	Yes	Ch
15:14	FC Update High-Priority Threshold for Payload Credit $00b = 75\%$ $01b = 50\%$ $10b = 25\%$ $11b = 100\%$	RWS	Yes	00Ь
17:16	FC Update High-Priority Threshold for Header Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000ь
31:21	Reserved	RsvdP	No	000h

Register 13-196. A30h INCH Threshold Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Posted (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
Posted cr	edits are used for Virtual Channel 0 (VC0) Memory Write and Message transaction	1S.	*	
2:0	Reserved	RsvdP	No	000b
8:3	Payload Payload Credit/8 = 72d (8 * 9h) payload for x4.	RWS	Yes	9h
13:9	Header Header Credit = 9d for x4.	RWS	Yes	9h
15:14	FC Update High-Priority Threshold for Payload Credit $00b = 75\%$ $01b = 50\%$ $10b = 25\%$ $11b = 100\%$	RWS	Yes	00Ь
17:16	FC Update High-Priority Threshold for Header 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000ь
31:21	Reserved	RsvdP	No	000h

Register 13-197. A34h INCH Threshold Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Non-Posted (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	ed credits are used for Virtual Channel 0 (VC0) Memory Read, I/O Read, I/O Write guration Write transactions.	e, Configurati	on Read,	
8:0	Payload Reserved Value of 000h indicates infinite credit.	RsvdP	Yes	000h
13:9	Header Header Initial Credit.	RWS	Yes	8h
15:14	FC Update High-Priority Threshold for Payload Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
17:16	FC Update High-Priority Threshold for Header 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00Ь
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000ь
31:21	Reserved	RsvdP	No	000h

Register 13-198. A38h INCH Threshold Station 0, Port 2 / Station 1, Port 10 / Station 2, Port 14 VC0 Completion (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	on credits are used for Virtual Channel 0 (VC0) Memory Read, I/O Read, I/O Write guration Write transaction Completions.	e, Configuration	on Read,	
2:0	Reserved	RsvdP	No	000b
8:3	Payload Payload Credit/8 = 72d (8 * 9h) payload for x4.	RWS	Yes	9h
13:9	Header Header Credit = 8d for x4.	RWS	Yes	8h
15:14	FC Update High-Priority Threshold for Payload Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00b
17:16	FC Update High-Priority Threshold for Header Credit 00b = 75% 01b = 50% 10b = 25% 11b = 100%	RWS	Yes	00b
20:18	Payload Pool TLP payload pool reserved for this flow (in Payload credits). 000b = 0 001b = 16 010b = 32 011b = 48 100b, 101b, 110b, 111b = 64	RWS	Yes	000Ь
31:21	Reserved	RsvdP	No	000h

13.16.12 Device-Specific Registers – Port Configuration Header

Table 13-32. Device-Specific Port Configuration Header Register Map (Only Ports 0, 8, and 12)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Command Port 1	Command Port 0	E00h
Reserved	Command Port 2	E04h
Res	served E08h	– E0Ch
Command Port 9	Command Port 8	E10h
Reserved	Command Port 10	E14h
Command Port 13	Command Port 12	E18h
Reserved	Command Port 14	E1Ch
Bridge Control Port 1	Bridge Control Port 0	E20h
Reserved	Bridge Control Port 2	E24h
Res	served E28h	– E2Ch
Bridge Control Port 9	Bridge Control Port 8	E30h
Reserved	Bridge Control Port 10	E34h
Bridge Control Port 13	Bridge Control Port 12	E38h
Reserved	Bridge Control Port 14	E3Ch

Register 13-199. E00h Command Port 0 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 0's primary interface	RW	Yes	0
	1 = PEX 8548 responds to I/O accesses on Port 0's primary interface	KW	Tes	O
1	Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 0's primary interface 1 = PEX 8548 responds to Memory accesses on Port 0's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction. 0 = PEX 8548 handles Memory and I/O requests received on Port 0's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	RW	Yes	0
7:3	Reserved	RsvdP	No	Oh
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-200. E02h Command Port 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 1's primary interface 1 = PEX 8548 responds to I/O accesses on Port 1's primary interface	RW	Yes	0
1	Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 1's primary interface 1 = PEX 8548 responds to Memory accesses on Port 1's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction. 0 = PEX 8548 handles Memory and I/O requests received on Port 1's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	RW	Yes	0
7:3	Reserved	RsvdP	No	0h
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-201. E04h Command Port 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 2's primary interface	RW	Yes	0
1	1 = PEX 8548 responds to I/O accesses on Port 2's primary interface Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 2's primary interface	RW	Yes	0
1	1 = PEX 8548 responds to Memory accesses on Port 2's primary interface	KW	168	U
	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction.	RW	Yes	
2	0 = PEX 8548 handles Memory and I/O requests received on Port 2's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction			0
7:3	Reserved	RsvdP	No	0h
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-202. E10h Command Port 8 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	I/O Access Enable			
0	0 = PEX 8548 ignores I/O accesses on Port 8's primary interface	RW	Yes	0
	1 = PEX 8548 responds to I/O accesses on Port 8's primary interface			
	Memory Access Enable			
1	0 = PEX 8548 ignores Memory accesses on Port 8's primary interface	RW	Yes	0
	1 = PEX 8548 responds to Memory accesses on Port 8's primary interface			
	Bus Master Enable	RW	Yes	
	Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction.			
2	0 = PEX 8548 handles Memory and I/O requests received on Port 8's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status			0
	1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	- In		0.7
7:3	Reserved	RsvdP	No	0h
	SERR# Enable			
8	Controls the PCI Status register <i>Signaled System Error</i> bit.	RW	Yes	0
٥	1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	KW	KW Yes	
15:9	Reserved	RsvdP	No	00h

Register 13-203. E12h Command Port 9 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 9's primary interface 1 = PEX 8548 responds to I/O accesses on Port 9's primary interface	RW	Yes	0
1	Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 9's primary interface 1 = PEX 8548 responds to Memory accesses on Port 9's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction. 0 = PEX 8548 handles Memory and I/O requests received on Port 9's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	RW	Yes	0
7:3	Reserved	RsvdP	No	Oh
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-204. E14h Command Port 10 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 10's primary interface	RW	Yes	0
	1 = PEX 8548 responds to I/O accesses on Port 10's primary interface			
1	Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 10's primary interface 1 = PEX 8548 responds to Memory accesses on Port 10's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction. 0 = PEX 8548 handles Memory and I/O requests received on Port 10's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	RW	Yes	0
7:3	Reserved	RsvdP	No	0h
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-205. E18h Command Port 12 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 12's primary interface 1 = PEX 8548 responds to I/O accesses on Port 12's primary interface	RW	Yes	0
1	Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 12's primary interface 1 = PEX 8548 responds to Memory accesses on Port 12's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction. 0 = PEX 8548 handles Memory and I/O requests received on Port 12's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	RW	Yes	0
7:3	Reserved	RsvdP	No	0h
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-206. E1Ah Command Port 13 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 13's primary interface 1 = PEX 8548 responds to I/O accesses on Port 13's primary interface	RW	Yes	0
1	Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 13's primary interface 1 = PEX 8548 responds to Memory accesses on Port 13's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction. 0 = PEX 8548 handles Memory and I/O requests received on Port 13's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	RW	Yes	0
7:3	Reserved	RsvdP	No	0h
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-207. E1Ch Command Port 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	I/O Access Enable 0 = PEX 8548 ignores I/O accesses on Port 14's primary interface 1 = PEX 8548 responds to I/O accesses on Port 14's primary interface	RW	Yes	0
1	Memory Access Enable 0 = PEX 8548 ignores Memory accesses on Port 14's primary interface 1 = PEX 8548 responds to Memory accesses on Port 14's primary interface	RW	Yes	0
2	Bus Master Enable Controls PEX 8548 Memory and I/O Request forwarding in the upstream direction. Neither affect message forwarding nor Completions in the upstream or downstream direction. 0 = PEX 8548 handles Memory and I/O requests received on Port 14's downstream/secondary interface as Unsupported Requests (UR); for Non-Posted requests, the PEX 8548 returns a Completion with UR completion status 1 = PEX 8548 forwards Memory and I/O requests in the upstream direction	RW	Yes	0
7:3	Reserved	RsvdP	No	0h
8	SERR# Enable Controls the PCI Status register Signaled System Error bit. 1 = Enables reporting of Fatal and Non-Fatal errors detected by the device to the Root Complex	RW	Yes	0
15:9	Reserved	RsvdP	No	00h

Register 13-208. E20h Bridge Control Port 0 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 0 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
	ISA Enable			
2	Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0.	RW	Yes	0
	0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)			
3	Wodifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 0 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-208. E20h Bridge Control Port 0 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-209. E22h Bridge Control Port 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 1 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
	ISA Enable			
2	Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0.	RW	Yes	0
	0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)			
3	When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 1 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-209. E22h Bridge Control Port 1 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-210. E24h Bridge Control Port 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 2 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
	ISA Enable			
2	Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0.	RW	Yes	0
	0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)			
3	Wodifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 2 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-210. E24h Bridge Control Port 2 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-211. E30h Bridge Control Port 8 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 8 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
2	ISA Enable Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0. 0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)	RW	Yes	0
3	WGA Enable Modifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 8 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O Address ranges 1 = Forward VGA-compatible Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-211. E30h Bridge Control Port 8 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-212. E32h Bridge Control Port 9 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 9 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
2	ISA Enable Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0. 0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)	RW	Yes	0
3	WGA Enable Modifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 9 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O Address ranges 1 = Forward VGA-compatible Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-212. E32h Bridge Control Port 9 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-213. E34h Bridge Control Port 10 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 10 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
2	ISA Enable Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0. 0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)	RW	Yes	0
3	WGA Enable Modifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 10 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O Address ranges 1 = Forward VGA-compatible Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-213. E34h Bridge Control Port 10 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-214. E38h Bridge Control Port 12 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 12 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
2	ISA Enable Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0. 0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)	RW	Yes	0
3	VGA Enable Modifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 12 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O Address ranges 1 = Forward VGA-compatible Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-214. E38h Bridge Control Port 12 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-215. E3Ah Bridge Control Port 13 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 13 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
	ISA Enable			
2	Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0.	RW	Yes	0
	0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)			
3	When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): • Memory addresses within the range 000A_0000h to 000B_FFFFh • I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: • Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers • Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 13 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit	RW	Yes	0

Register 13-215. E3Ah Bridge Control Port 13 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Register 13-216. E3Ch Bridge Control Port 14 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Reserved	RsvdP	No	0
1	SERR# Enable Controls forwarding of ERR_COR, ERR_FATAL, and ERR_NONFATAL from the secondary interface to the primary interface. When set to 1, and the Command Port 14 register SERR# Enable bit is set to 1, enables the PCI Status register Signaled System Error bit.	RW	Yes	0
2	ISA Enable Modifies the bridge response to ISA I/O addresses. Applies only to I/O addresses, enabled by the I/O Base and I/O Limit registers, that are within the first 64 KB of PCI I/O address space (0000_0000h to 0000_FFFFh). When set to 1, the bridge blocks forwarding of I/O transactions from the primary to secondary interface that address the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary interface), I/O transactions are forwarded if they address the last 768 bytes in each 1-KB block. The default state of this bit after reset must be 0. 0 = Forward downstream all I/O addresses in the Address range defined by the I/O Base and I/O Limit registers 1 = Forward upstream ISA I/O addresses in the Address range defined by the I/O Base and I/O Limit registers that are within the first 64 KB of PCI I/O Address space (top 768 bytes of each 1-KB block)	RW	Yes	0
3	 WGA Enable Modifies the bridge response to VGA-compatible addresses. When set to 1, the bridge positively decodes and forwards the following addresses on the primary interface to the secondary interface (and, conversely, blocks forwarding of these addresses from the secondary interface to the primary interface): Memory addresses within the range 000A_0000h to 000B_FFFFh I/O addresses in the first 64 KB of the I/O Address space (AD[31:16] is 0000h), where AD[9:0] is within the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases – AD[15:10] is not decoded) When set to 1, forwarding of these addresses is independent of the: Memory and I/O Address ranges defined by the bridge I/O Base, I/O Limit, Memory Base, Memory Limit, Prefetchable Memory Base, and Prefetchable Memory Limit registers Bit 2 (ISA Enable) setting Forwarding of these addresses is qualified by the Command Port 14 register I/O Access Enable and Memory Access Enable bits. The default state of this bit after reset must be 0. 0 = Do not forward VGA-compatible Memory and I/O addresses from the primary to the secondary interface (addresses defined above) unless they are enabled for forwarding by the defined Memory and I/O Address ranges 1 = Forward VGA-compatible Memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (when the I/O Access Enable and Memory Access Enable bits are set), independent of the Memory and I/O Address ranges and independent of the ISA Enable bit 	RW	Yes	0

Register 13-216. E3Ch Bridge Control Port 14 (Only Ports 0, 8, and 12) (Cont.)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4	VGA 16-Bit Enable Used only when bit 3 (VGA Enable) is also set to 1, enabling VGA I/O decoding and forwarding by the bridge. Status after reset is 0. Enables system configuration software to select between 10- and 16-bit I/O address decoding, for VGA I/O register accesses forwarded from the primary interface to the secondary interface. 0 = Execute 10-bit address decodes on VGA I/O accesses 1 = Execute 16-bit address decodes on VGA I/O accesses	RW	Yes	0
15:5	Reserved	RsvdP	No	0-0h

Port Registers PLX Technology, Inc.

13.16.13 Device-Specific Registers – Source Queue Weight and Soft Error

Table 13-33. Device-Specific Source Queue Weight and Soft Error Register Map

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0

	Port Egress T	LP Threshold		F10h	
	Source Queue Weight				
	Soft Error Counters 1				
	Soft Error Counters 2				
Reserved	Soft Error	Counters 3	Reserved	F20h	
	Rese	rved	F24h –	F28h	
Soft Error	Counters 6	Rese	rved	F2Ch	
	Soft Error	Injection		F30h	
	Rese	rved	F34h –	FB0h	

Register 13-217. F10h Port Egress TLP Threshold (All Ports)

Bit(s)	Description	Ports	Туре	Serial EEPROM and I ² C	Default
	Port Lower TLP Count		RWS		
10:0	When Source Scheduling is disabled due to threshold, Sou is re-enabled when the Port TLP Count goes below this th			Yes	FFFh
15:11	Reserved		RsvdP	No	00h
26:16	Port Upper TLP Count When the Port TLP Count is greater than or equal to this of the Source Scheduler disables TLP Scheduling to this egre		RWS	Yes	FFFh
31:27	Reserved		RsvdP	No	0-0h

Register offset F14h defines the Source Queue weight for each downstream port, where **a**, **b**, **c**, **d**, **e**, **f**, **g**, and/or **h** does not represent the current destination port source queue, because the same source port does not transmit TLPs to the same destination port. These registers are also loaded from the Weighted Round-Robin Port Arbitration table [refer to Table 13-15, "Port Arbitration Table Register Map (Only Upstream Port)"], when software writes to load the Port Arbitration Table registers (**VC0 Resource Control** register *Load Port Arbitration Table* bit (offset 15Ch[16]).

Register 13-218. F14h Source Queue Weight (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
2:0	src_que_a_weight Source Scheduler A schedules src_que_a_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000Ь
3	Reserved	RsvdP	No	0
6:4	src_que_b_weight Source Scheduler B schedules src_que_b_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000Ь
7	Reserved	RsvdP	No	0
10:8	src_que_c_weight Source Scheduler C schedules src_que_c_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000ь
11	Reserved	RsvdP	No	0
14:12	src_que_d_weight Source Scheduler D schedules src_que_d_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000ь
15	Reserved	RsvdP	No	0
18:16	src_que_e_weight Source Scheduler E schedules src_que_e_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000ь
19	Reserved	RsvdP	No	0
22:20	src_que_f_weight Source Scheduler F schedules src_que_f_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000ь
23	Reserved	RsvdP	No	0
26:24	src_que_g_weight Source Scheduler G schedules src_que_g_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000ь
27	Reserved	RsvdP	No	0
30:28	src_que_h_weight Source Scheduler H schedules src_que_h_weight (range 1 to 8) TLPs back-to-back when another source queue(s) to the same downstream port is not empty.	RWS	Yes	000Ь
31	Reserved	RsvdP	No	0

Port Registers PLX Technology, Inc.

Register 13-219. F18h Soft Error Counters 1 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Station 0 Packet RAM Instance 0 1-Bit Soft Error Counter	RO	No	00h
15:8	Station 0 Packet RAM Instance 1 1-Bit Soft Error Counter	RO	No	00h
23:16	Station 0 Packet RAM Instance 2 1-Bit Soft Error Counter	RO	No	00h
31:24	Station 1 Packet RAM Instance 0 1-Bit Soft Error Counter	RO	No	00h

Register 13-220. F1Ch Soft Error Counters 2 (Only Ports 0, 8, and 12)

Bit(s)	Description	Type	Serial EEPROM and I ² C	Default
7:0	Station 1 Packet RAM Instance 1 1-Bit Soft Error Counter	RO	No	00h
15:8	Station 1 Packet RAM Instance 2 1-Bit Soft Error Counter Station 1 Packet RAM Instance 2 1-Bit Soft Error Counter	RO	No	00h
23:16	Station 2 Packet RAM Instance 0 1-Bit Soft Error Counter	RO	No	00h
31:24	Station 2 Packet RAM Instance 1 1-Bit Soft Error Counter	RO	No	00h

Register 13-221. F20h Soft Error Counters 3 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
7:0	Reserved	RsvdP	No	00h
15:8	Station 0 TLP ID RAM 1-Bit Soft Error Counter	RO	No	00h
23:16	Station 1 TLP ID RAM 1-Bit Soft Error Counter	RO	No	00h
31:24	Reserved	RsvdP	No	00h

Register 13-222. F2Ch Soft Error Counters 6 (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	Reserved	RsvdP	No	0000h
23:16	Source Queue Link List RAM 1-Bit Soft Error Counter Value	RO	No	00h
31:24	32 Entry Retry Buffer 1-Bit Soft Error Counter	RO	No	00h

Register 13-223. F30h Soft Error Injection (Only Ports 0, 8, and 12)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
0	Destination Queue Link List RAM Instance 0 1-Bit Soft Error Injection Toggle Every toggle injects an error.	RWS	Yes	0
1	Destination Queue Link List RAM Instance 0 2-Bit Soft Error Injection Toggle Every toggle injects an error.	RWS	Yes	0
2	Destination Queue Link List RAM Instance 0 Error Injection Field Select 0 = Inject Soft error in ECC code 1 = Inject Soft error in data	RWS	Yes	0
3	Destination Queue Link List RAM Instance 1 1-Bit Soft Error Injection Toggle Every toggle injects an error.	RWS	Yes	0
4	Destination Queue Link List RAM Instance 1 2-Bit Soft Error Injection Toggle Every toggle injects an error.	RWS	Yes	0
5	Destination Queue Link List RAM Instance 1 Error Injection Field Select 0 = Inject Soft error in ECC code 1 = Inject Soft error in data	RWS	Yes	0
6	Retry Buffer 1-Bit Soft Error Injection Toggle Every toggle injects an error.	RWS	Yes	0
7	Retry Buffer 2-Bit Soft Error Injection Toggle Every toggle injects an error.	RWS	Yes	0
8	Retry Buffer Soft Error Injection Field Select 0 = Inject Soft error in ECC code 1 = Inject Soft error in data	RWS	Yes	0
31:9	Reserved	RsvdP	No	0-0h

13.17 Advanced Error Reporting Extended Capability Registers

Table 13-34. Advanced Error Reporting Extended Capability Register Map (All Ports)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Next Capability Offset (138h)	Capability Version (1h)	PCI Express Extended Capability ID (0001h)	FB4h
	Uncorrectable	e Error Status	FB8h
	Uncorrectabl	e Error Mask	FBCh
	Uncorrectable	Error Severity	FC0h
	Correctable	Error Status	FC4h
	Correctable Error Mask		
	Advanced Error Capabilities and Control		
	Header Log 0		
	Header	r Log 1	FD4h
	Header Log 2		
	Header Log 3		
	Rese	rved FE0h –	FFCh

Register 13-224. FB4h Advanced Error Reporting Enhanced Capability Header (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
15:0	PCI Express Extended Capability ID	RO	Yes	0001h
19:16	Capability Version	RO	Yes	1h
31:20	Next Capability Offset	RO	Yes	138h

Register 13-225. FB8h Uncorrectable Error Status (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	Reserved	RsvdP	No	0h
4	Data Link Protocol Error Status 0 = No error detected 1 = Error detected	RWCS ^a	Yes	0
5	Surprise Down Error Status 0 = No error detected 1 = Error detected	RWCS ^a	Yes	0
11:6	Reserved	RsvdP	No	0000_00b
12	Poisoned TLP Status 0 = No error detected 1 = Error detected	RWCS ^a	Yes	0
13	Flow Control Protocol Error Status	RsvdP ^b	No	0
14	Completion Timeout Status	RsvdP ^b	No	0
15	Completer Abort Status	RWCS ^a	Yes	0
16	Unexpected Completion Status 0 = No error detected 1 = Error detected	RsvdP ^b	No	0
17	Receiver Overflow Status 0 = No error detected 1 = Error detected	RWCS ^a	Yes	0
18	Malformed TLP Status 0 = No error detected 1 = Error detected	RWCS ^a	Yes	0
19	ECRC Error Status 0 = No error detected 1 = Error detected	RWCS ^a	Yes	0
20	Unsupported Request Error Status 0 = No error detected 1 = Error detected	RWCS ^a	Yes	0
31:21	Reserved	RsvdP	No	0-0h

a. When the ECC Error Check Disable register Software Force Error Enable bit is set to 1 (Port 0, offset 1C8h[2]=1), Type changes from RWCS to RW.

b. Bits [16, 13] are **reserved** or **not supported**. Additionally, bit 14 is not applicable to switches; therefore, the PCI Express Base r1.1 provides exemption from supporting bit 14.

Register 13-226. FBCh Uncorrectable Error Mask (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	Reserved	RsvdP	No	0h
4	Data Link Protocol Error Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
5	Surprise Down Error Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
11:6	Reserved	RsvdP	No	0000_00b
12	Poisoned TLP Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
13	Flow Control Protocol Error Mask	RWS	Yes	0
14	Completion Timeout Mask	RWS	No	0
15	Completer Abort Mask	RWS	Yes	0
16	Unexpected Completion Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
17	Receiver Overflow Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
18	Malformed TLP Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
19	ECRC Error Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
20	Unsupported Request Error Mask 0 = No mask is set 1 = Error reporting, first error update, and header logging are masked for this error	RWS	Yes	0
31:21	Reserved	RsvdP	No	0-0h

Register 13-227. FC0h Uncorrectable Error Severity (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
3:0	Reserved	RsvdP	No	0h
4	Data Link Protocol Error Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	1
5	Surprise Down Error Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	1
11:6	Reserved	RsvdP	No	0000_00b
12	Poisoned TLP Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	0
13	Flow Control Protocol Error Severity	RWS	Yes	1
14	Completion Timeout Severity	RWS	No	0
15	Completer Abort Severity	RWS	Yes	0
16	Unexpected Completion Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	0
17	Receiver Overflow Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	1
18	Malformed TLP Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	1
19	ECRC Error Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	0
20	Unsupported Request Error Severity 0 = Error reported as non-fatal 1 = Error reported as fatal	RWS	Yes	0
31:21	Reserved	RsvdP	No	0-0h

Register 13-228. FC4h Correctable Error Status (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Receiver Error Status			
0	0 = No error detected	RWCS ^a	Yes	0
	1 = Error detected			
5:1	Reserved	RsvdP	No	0-0h
	Bad TLP Status			
6	0 = No error detected	RWCS ^a	Yes	0
	1 = Error detected			
	Bad DLLP Status			
7	0 = No error detected	RWCS ^a	Yes	0
	1 = Error detected			
	Replay Number Rollover Status			
8	0 = No error detected	RWCS ^a	Yes	0
	1 = Error detected			
11:9	Reserved	RsvdP	No	000b
	Replay Timer Timeout Status			
12	0 = No error detected	RWCS ^a	Yes	0
	1 = Error detected			
	Advisory Non-Fatal Error Status			
13	0 = No error detected	RWCS ^a	Yes	0
	1 = Error detected			
31:14	Reserved	RsvdP	No	0-0h

a. When the ECC Error Check Disable register Software Force Error Enable bit is set to 1 (Port 0, offset 1C8h[2]=1), Type changes from RWCS to RW.

Register 13-229. FC8h Correctable Error Mask (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
	Receiver Error Mask			
0	0 = Error reporting not masked	RWS	Yes	0
	1 = Error reporting masked			
5:1	Reserved	RsvdP	No	0-0h
	Bad TLP Mask			
6	0 = Error reporting not masked	RWS	Yes	0
	1 = Error reporting masked			
	Bad DLLP Mask			
7	0 = Error reporting not masked	RWS	Yes	0
	1 = Error reporting masked			
	Replay Number Rollover Mask			
8	0 = Error reporting not masked	RWS	Yes	0
	1 = Error reporting masked			
11:9	Reserved	RsvdP	No	000b
	Replay Timer Timeout Mask			
12	0 = Error reporting not masked	RWS	Yes	0
	1 = Error reporting masked			
	Advisory Non-Fatal Error Mask			
13	0 = No error detected	RWS	Yes	0
	1 = Error detected			
31:14	Reserved	RsvdP	No	0-0h

Register 13-230. FCCh Advanced Error Capabilities and Control (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
4:0	First Error Pointer Identifies the bit position of the first error reported in the Uncorrectable Error Status register (offset FB8h).	ROS	No	1Fh
5	ECRC Generation Capable 0 = ECRC generation is not supported 1 = ECRC generation is supported, but must be enabled	RO	Yes	1
6	ECRC Generation Enable 0 = ECRC generation is disabled 1 = ECRC generation is enabled	RWS	Yes	0
7	ECRC Checking Capable 0 = ECRC checking is not supported 1 = ECRC checking is supported, but must be enabled	RO	Yes	1
8	ECRC Checking Enable 0 = ECRC checking is disabled 1 = ECRC checking is enabled	RWS	Yes	0
31:9	Reserved	RsvdP	No	0-0h

Register 13-231. FD0h Header Log 0 (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	TLP Header 0 First DWord header. TLP header associated with error.	ROS	Yes	0-0h

Register 13-232. FD4h Header Log 1 (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	TLP Header 1 Second DWord header. TLP header associated with error.	ROS	Yes	0-0h

Register 13-233. FD8h Header Log 2 (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	TLP Header 2 Third DWord header. TLP header associated with error.	ROS	Yes	0-0h

Register 13-234. FDCh Header Log 3 (All Ports)

Bit(s)	Description	Туре	Serial EEPROM and I ² C	Default
31:0	TLP Header 3 Fourth DWord header. TLP header associated with error.	ROS	Yes	0-0h

PXX.

Chapter 14 I²C Slave Interface Operation

14.1 Introduction

This chapter describes to the I²C Slave interface, which uses the I2C_ADDR[2:0], I2C_SCL, and I2C_SDA signals for PEX 8548 register access by an I²C Master.

14.2 I²C Support Overview

Inter-Integrated Circuit (I^2C) is a bus used to connect Integrated Circuits (ICs). Multiple ICs are connected to an I^2C Bus and each IC can act as a Master by initiating a Data transfer. I^2C is used for Data transfers between ICs at relatively low rates (100 Kbps to 3.4 Mbps) and is used in a variety of applications. For further details regarding I^2C Buses, refer to the *I2C Bus*, *v2.1*.

The PEX 8548 is an I²C Slave. Slave operations allow the PEX 8548 Configuration registers to be read from or written to by an I²C Master, external from the device. I²C is a sideband mechanism that allows the device Configuration registers to be programmed, read from, or written to, independent of the PCI Express upstream link.

In the past, either a serial EEPROM was required, or the PEX 8548 Configuration registers could only be accessed through a working (successful linkup) PCI Express upstream link. With I²C, users now have the option of programming the Configuration Space registers through the I²C interface. This is useful for debugging purposes, if the PEX 8548 upstream port fails to link up. I²C also provides an alternative to using a serial EEPROM.




Figure 14-1. Standard Devices to I²C Bus Connection Block Diagram

14.3 I²C Addressing – Slave Mode Access

To access the PEX 8548 Configuration registers through the I²C interface, the PEX 8548 I²C Slave address must be configured.

The PEX 8548 supports a 7-bit I^2C Slave address. The 7-bit I^2C Address bits can be configured from the PCI Express side, in the I^2C Configuration register (offset 294h, default value 5Fh), with the lower three bits of the address strapped through the I^2C _ADDR[2:0] balls.

The I2C_ADDR[2:0] balls can be pulled High or Low to select a different Slave address. Up to eight PEX 8548 devices can share the same I²C Bus segment without conflict, provided each PEX 8548 switch has its set of I2C_ADDR[2:0] inputs strapped to a unique combination.

14.4 Command Phase Format

An I²C transfer starts as a packet with Address Phase bytes, followed by four Command Phase bytes, and one or more Data Phase bytes. The I²C packet Address Phase Byte format is illustrated in Figure 14-2a. The Command Phase portion must contain 4 bytes of data. The Command phase bytes contain the following:

- I²C Transfer type (Read/Write)
- PCI Express Configuration Register address
- PEX 8548 Port Number being accessed
- Byte Enable(s) of the register data being accessed

When the I²C Master is writing to the PEX 8548, the I²C Master must transmit the Data bytes to be written to that register within the same packet that contains the Command bytes.

When the I²C Master is reading from the PEX 8548, the I²C Master must separately transmit a Command Phase packet and Data Phase packet.

Each I²C packet must contain 4 bytes of data. Pad unused packet Data bytes with zeros (0) to meet this requirement.

Table 14-1 describes each Command Phase byte. Figure 14-2b illustrates the Command phase portion of an I^2C Write packet.

Table 14-1. Command Phase Format

Byte	Bit(s)	Description					
	7:3	Reserved Must be Cleared to 0000_0b.					
1 st (0)	2:0	Command 011b = Write register 100b = Read register All other encodings are reserved. Do not use.					
	7:3	Reserved Must be Cleared to 0000_0b.					
2 nd (1)	2:0	Port Selector, Bits [3:1] 2 nd Byte, bits [2:0], and 3 rd Byte, bit 7, combine to form a 4-bit Port Selector.					
	7	Port Selector, Bit 0 2 nd Byte, bits [2:0], and 3 rd Byte, bit 7, combine to form a 4-bit Port Selector. Port Selector, bits [3:1] (2 nd Byte, bits [2:0]) select the port to access – only values 0h, 1h, 2h, 8h, 9h, Ah, Ch, Dh, and Eh are valid.					
	6	Reserved Must be cleared to 0.					
3 rd (2)	5:2	1 = Indicates corresponding PEX 8548 register byte is modified Bit Description 2 Byte Enable for Byte 0 (PEX 8548 register bits [7:0]) 3 Byte Enable for Byte 1 (PEX 8548 register bits [15:8]) 4 Byte Enable for Byte 2 (PEX 8548 register bits [23:16]) 5 Byte Enable for Byte 3 (PEX 8548 register bits [31:24]) PEX 8548 Register Address [11:10]					
	1.0						
4 th (3)	7:0	PEX 8548 Register Address [9:2] Note: All register addresses are DWord-aligned. Therefore, bits [1:0] are always cleared to 00b.					

14.5 I²C Interface Register

The I^2C Interface register, I^2C Configuration (offset 294h), is described in Section 13.16.3, "Device-Specific Registers – I^2C Interface." This register is accessible only from Port 0. The default I^2C Slave address can be changed in the I^2C Configuration register to a different value, using the serial EEPROM or a Memory Write. The I^2C Slave address must not be changed by an I^2C Write command. (Refer to Section 14.3.)

Other I²C interface registers exist; however, they are for *Factory Test Only*.

14.6 I²C Register Write Access

The PEX 8548 Configuration registers can be read from and written to, based upon I²C register Read and Write operations, respectively. An I²C Write packet consists of Address Phase bytes and Command Phase bytes, followed by one to four additional I²C Data bytes. Table 14-2 defines mapping of the I²C Data bytes to the Configuration register Data bytes.

Figure 14-2c illustrates the I²C Data byte format. The I²C packet starts with the "S" (START condition) bit. Data bytes are separated by the "A" (ACKNOWLEDGE) or "N" (NOT ACKNOWLEDGE) bit. The packet ends with the "P" (STOP condition) bit.

If the Master generates an invalid command, the targeted PEX 8548 register is not modified.

The PEX 8548 considers the 1st Data byte (register Byte 3) of the Data packet, after the four Command bytes in the Command phase are transmitted. This is independent of the Byte Enable settings in the Command phase. If additional I²C bytes are present in the Data phase, these bytes access register Bytes 2 through 0, respectively, regardless of the Byte Enable settings in the Command phase. After the 8th byte of an I²C Write transfer, the PEX 8548 generates a NAK (Not Acknowledge). The Master can then generate either a STOP condition (to finish the transfer) or a repeated START condition (to start a new transfer). (For further details regarding I²C protocol, refer to the <u>I2C Bus. v2.1</u>.)

In the packet described in Figure 14-2, Command Bytes 0 through 3 follow the format specified in Table 14-1.

Table 14-2. I²C Register Write Access

I ² C Data Byte Order	PCI Express Configuration Register Bytes
0	Written to register Byte 3
1	Written to register Byte 2
2	Written to register Byte 1
3	Written to register Byte 0

Figure 14-2. I²C Write Packet

Figure 14-2.a I²C Write Packet Address Phase Bytes

1 st Cycle					
START	7 6 5 4 3 2 1	0	ACK/NAK		
S	Slave Address[7:1]	Read/Write Bit 0 = Write	A		

Figure 14-2.b I²C Write Packet Command Phase Bytes

			Comma	nd Cycle			
76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK
Command Byte 0	A	Command Byte 1	A	Command Byte 2	A	Command Byte 3	A

Figure 14-2.c I²C Write Packet Data Phase Bytes

				Write Cycle				
76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	STOP
Data Byte 0 (to selected register Byte 3)	A	Data Byte 1 (to selected register Byte 2)	A	Data Byte 2 (to selected register Byte 1)	A	Data Byte 3 (to selected register Byte 0)	N	P

14.6.1 Register Write

The following tables illustrate a sample I²C packet for writing the PEX 8548 **MSI Upper Address** register (offset 50h) for Port 8, with data 1234_5678h.

Note: The PEX 8548 has a default I^2C Slave address of 5Fh, with the $I2C_ADDR[2:0]$ balls having a value of 111b. The byte sequence on the I^2C Bus, as listed in the following tables, occurs after the START and before the STOP bits are set in the packet.

Table 14-3. I²C Register Write Access Example – 1st Cycle

Phase	Value	Description
Address	BEh	Bits [7:1] for PEX 8548 I ² C Slave Address (5Fh) Last bit (bit 0) for Write = 0.

Table 14-4. I²C Register Write Access Example – Command Cycle

Byte	Value		Description
		[7:3]	Reserved
0	03h		Must be Cleared to 0000_0b.
U	0311	[2:0]	Command
			011b = Write
		[7:3]	Reserved
1	04h		Must be Cleared to 0000_0b.
		[2:0]	Port Selector, Bits [3:1]
		7	Port Selector, Bit 0
		6	Reserved
2	3Ch		Must be cleared to 0.
2	3Ch	[5:2]	Byte Enables
			All active.
		[1:0]	Register Address, Bits [11:10]
3	14h	[7:0]	Register Address, Bits [9:2]

Table 14-5. I²C Register Write Access Example – Write Cycle

Byte	Value	Description
0	12h	Data to Write for Byte 3
1	34h	Data to Write for Byte 2
2	56h	Data to Write for Byte 1
3	78h	Data to Write for Byte 0

January, 2008 Register Write

Figure 14-3. I²C Write Command Packet Example

Figure 14-3.a I²C Write Packet Address Phase Bytes

1 st Cycle				
START	7 6 5 4 3 2 1	0	ACK/NAK	
S	Slave Address 1011_111b	Read/Write Bit 0 0 = Write	A	

Figure 14-3.b I²C Write Packet Command Phase Bytes

Ī	Command Cycle							
	76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK
	Command Byte 0 0000_0011b	A	Command Byte 1 0000_0001b	A	Command Byte 2 1011_1100b	A	Command Byte 3 0001_0100b	A

Figure 14-3.c I²C Write Packet Data Phase Bytes

	Write Cycle							
76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	STOP
Data Byte 0 0001_0010b	A	Data Byte 1 0011_0100b	A	Data Byte 2 0101_0110b	A	Data Byte 3 0111_1000b	N	P

14.7 I²C Register Read Access

When the I²C Master attempts to read a PEX 8548 register, two packets are transmitted. The 1st packet consists of Address and Command Phase bytes to the Slave. The 2nd packet consists of Address and Data Phase bytes.

According to the <u>I2C Bus, v2.1</u>, a Read cycle is triggered when the Read/Write bit (bit 0) of the 1st cycle is set to 1. The Command phase reads the requested register content into the internal buffer. When the I²C Read access occurs, the internal buffer value is transferred on to the I²C Bus, starting from Byte 3 (bits [31:24]), followed by the subsequent bytes, with Byte 0 (bits [7:0]) being transferred last. If the I²C Master requests more than four bytes, the PEX 8548 re-transmits the same byte sequence, starting from Byte 3 of the internal buffer.

The 1st and 2nd I²C Read packets (illustrated in Figure 14-4 and Figure 14-5, respectively) perform the following functions:

- 1st packet Selects the register to read
- 2nd packet Reads the register (sample 2nd packet provided is for a 7-bit PEX 8548 I²C Slave address)

Although two packets are shown for the I²C Read, the I²C Master can merge the two packets together into a single packet, by not generating the STOP at the end of the first packet (Master does not relinquish the bus) and generating REPEAT START.

Figure 14-4. I²C Read Command Packet (1st Packet)

Figure 14-4.a I²C Read Command Packet Address Phase Bytes

1 st Cycle				
START	7 6 5 4 3 2 1	0	ACK/NAK	
S	Slave Address[7:1]	Read/Write Bit 0 = Write	A	

Figure 14-4.b I²C Read Command Packet Command Phase Bytes

Command Cycle							
76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	76543210	STOP
Command Byte 0	A	Command Byte 1	A	Command Byte 2	A	Command Byte 3	P

Figure 14-5. I²C Read Data Packet (2nd Packet)

Figure 14-5.a I²C Read Data Packet Address Phase Bytes

1 st Cycle				
START	7 6 5 4 3 2 1	0	ACK/NAK	
S	Slave Address[7:1]	Read/Write Bit, 1 = Read	A	

Figure 14-5.b I²C Read Data Packet Data Phase Bytes

	Read Cycle						
76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	76543210	STOP
Register Byte 3	A	Register Byte 2	A	Register Byte 1	A	Register Byte 0	P

14.7.1 Register Read Address Phase and Command Packet

The following is a sample I²C packet for reading the PEX 8548 **Serial EEPROM Data Buffer** register (Port 0, offset 264h) for Port 8, assuming the register value is ABCD_EF01h.

Note: The PEX 8548 has a default I^2C Slave address of 5Fh, with the $I2C_ADDR[2:0]$ balls having a value of 111b. The byte sequence on the I^2C Bus, as listed in the following tables, occurs after the START and before the STOP bits are set in the packet.

Table 14-6. I²C Register Read Access Example – 1st Cycle

Phase	Value	Description		
Address	BEh	Bits [7:1] for PEX 8548 I ² C Slave Address (5Fh)		
Address BEn	Last bit (bit 0) for Write = 0 .			

Table 14-7. I²C Register Read Access Example – Command Cycle

Byte	Value		Description
		[7:3]	Reserved
0	04h		Must be Cleared to 0000_0b.
U	0411	[2:0]	Command
			100b = Read
		[7:3]	Reserved
1	04h		Must be Cleared to 0000_0b.
		[2:0]	Port Selector, Bits [3:1]
		7	Port Selector, Bit 0
		6	Reserved
2.	3Ch		Must be cleared to 0.
2	SCII	[5:2]	Byte Enables
			All active.
		[1:0]	Register Address, Bits [11:10]
3	49h	[7:0]	Register Address, Bits [9:2]

14.7.2 Register Read Data Packet

Note: The PEX 8548 has a default I^2C Slave address of 5Fh, with the $I2C_ADDR[2:0]$ balls having a value of 111b. The byte sequence on the I^2C Bus, as listed in the following tables, occurs after the START and before the STOP bits are set in the packet.

Table 14-8. I²C Register Read Access Example – 1st Cycle

Phase	Value	Description			
Address BFh		Bits [7:1] for PEX 8548 I ² C Slave Address (5Fh)			
Address	DITI	Last bit (bit 0) for Read $= 1$.			
	ABh	Byte 3 of Register Read			
Read	CDh EFh	Byte 2 of Register Read			
Keau		Byte 1 of Register Read			
01h		Byte 0 of Register Read			

Figure 14-6. 1st Packet – Command Phase

1 st Cycle						
START	7 6 5 4 3 2 1	0	ACK/NAK			
S	Slave Address 1011_111b	Read/Write Bit 0 = Write	A			

Command Cycle									
76543210	ACK/NAK 76543210 ACK/NAK 76543210 ACK/NAK 76543210								
Command Byte 0 0000_0100b	A	Command Byte 1 0000_0010b	A	Command Byte 2 0011_1110b	A	Command Byte 3 1001_1001b	P		

Figure 14-7. 2nd Packet – Read Phase

1 st Cycle						
START	7 6 5 4 3 2 1	0	ACK/NAK			
S	Slave Address[7:1] 1011_111b	Read/Write Bit 1 = Read	A			

Read Cycle									
76543210	ACK/NAK	76543210	ACK/NAK	76543210	ACK/NAK	76543210	STOP		
Register Byte 3 1010_1011b	A	Register Byte 2 1100_1101b	A	Register Byte 1 1110_1111b	A	Register Byte 0 0000_0001b	P		

THIS PAGE INTENTIONALLY LEFT BLANK.



Chapter 15 Test and Debug

15.1 Physical Layer Loopback Operation

15.1.1 Overview

Physical Layer loopback functions are used to test SerDes in the PEX 8548, connections between devices, and SerDes of external devices, as well as various PEX 8548 and external digital logic. The PEX 8548 supports five types of loopback operations, as described in Table 15-1. Additional information regarding each type is provided in the sections that follow.

Table 15-1. Loopback Operations

Operation	Description
Internal Loopback Mode	Internal Loopback mode connects SerDes serial Tx output to serial Rx input. The Pseudo-Random Bit Sequence (PRBS) generator is used to create a pseudo-random data pattern that is transmitted and returned to the PRBS checker.
Analog Loopback Master Mode	Analog Loopback Master mode depends upon an external device or dumb connection (<i>such as</i> a cable) to loop back the transmitted data to the PEX 8548. If an external device is used, it must not include its elastic buffer in the loopback data path, because no SKIP Ordered-Sets are transmitted. Use the PRBS generator and checker to create and check the data pattern. The PEX 8548 enters Analog Loopback Master mode when the Physical Layer Port Command register <i>Port x Loopback Command</i> bit (Port 0, 8, or 12, offset 230h[0, 4, or 8]) is set.
Digital Loopback Master Mode	As with the Analog Loopback Master mode, Digital Loopback Master mode depends upon an external device to loop back the transmitted data. This method is best utilized with an external device that includes at least its elastic buffer in the loopback data path. The PEX 8548 provides a programmable data pattern generator and checker that inserts the SKIP Ordered-Set at the proper intervals. The PEX 8548 enters Digital Loopback Master mode when the Physical Layer Port Command register <i>Port x Loopback Command</i> bit (Port 0, 8, or 12, offset 230h[0, 4, or 8]) is set.
Analog Loopback Slave Mode	The PEX 8548 enters Analog Loopback Slave mode when an external device transmits training sets with the <i>Loopback Training Control</i> bit set and the Physical Layer Test register <i>Analog Loopback Enable</i> bit (Port 0, 8, or 12, offset 228h[4]) is set. The received data is looped back from the SerDes 10-bit receive interface to the 10-bit transmit interface. <i>Note:</i> There are no serializers nor de-serializers in the loopback data path.
Digital Loopback Slave Mode	The PEX 8548 enters Digital Loopback Slave mode when an external device transmits training sets with the <i>Loopback Training Control</i> bit set and the Physical Layer Test register <i>Analog Loopback Enable</i> bit (Port 0, 8, or 12, offset 228h[4]) is cleared. In this mode, the data is looped back at an 8-bit level, which includes the PEX 8548's elastic buffer, 8b/10b decoder, and 8b/10b encoder in the loopback data path. *Note: There are no serializers nor de-serializers in the loopback data path.


Test and Debug PLX Technology, Inc.

15.1.2 Internal Loopback Mode

Figure 15-1 illustrates the loopback data path when Internal Loopback mode is enabled. The only items in the data path are the SerDes. Internal Loopback mode is used only when SerDes Built-In Self-Test (BIST) is enabled (**Physical Layer Test** register *Phy BIST Enable* bit, Port 0, 8, or 12, offset 228h[7]=1).

The SerDes BIST is intended to be overlapped with the serial EEPROM load operation. To achieve this overlap, the *Phy BIST Enable* bit is written early in the serial EEPROM load operation. After the *Phy BIST Enable* bit is set, the SerDes is placed in Internal Loopback mode and the PRBS generator is started. The BIST is run for 15 ms; if an error is detected on a SerDes, the BIST_ERROR bit associated with the station that includes the SerDes in error is asserted. While the SerDes BIST is in progress, the PRBS test data is present on the external TxP and TxN balls. The continuing Serial EEPROM register load has no effect on the SerDes BIST.

Figure 15-1. Internal Loopback Mode (Analog near End) Data Path



15.1.3 Analog Loopback Master Mode

Analog Loopback Master mode is typically used for Analog Far-End testing, as illustrated in Figure 15-2.

The mode can also be used to re-create the previously described BIST, by looping back the data with a cable. Looping back with a cable includes the internal bond, external balls, board trace, and connectors in the test data path, as illustrated in Figure 15-3.

Figure 15-2. Analog Far-End Loopback





Figure 15-3. Cable Loopback



To cause a PEX 8548 port to request to become a Loopback Master:

- 1. After the link is up, a Configuration Write to the appropriate **Physical Layer Port Command** register *Port x Loopback Command* bit (Port 0, 8, or 12, offset 230h[0, 4, or 8]), causes the port to transition from the L0 Link PM state to Recovery, and then to the Loopback state:
 - If a cable is used for the loopback, the port transitions from the Configuration state to the Loopback state. Connect the cable only after the upstream link is up and Configuration Writes are possible.
 - If the cable is connected before the upstream device is able to set the Physical Layer Test register PRBS External Loopback bit (Port 0, 8, or 12, offset 228h[23:20]), the link with the cable can reach the L0 Link PM state and not go to the Loopback state.
 - Cable length is limited only by the PCI Express drivers and cable properties.
- **2.** After the port is in the Loopback state, the corresponding **Physical Layer Port Command** register *Port x Ready as Loopback Master* bit (Port 0, 8, or 12, offset 230h[3, 7, or 11]) is set:
 - At this time, the PRBS engine can be enabled by setting the Physical Layer Test register PRBS Enable bit (Port 0, 8, or 12, offset 228h[19:16]) associated with the SerDes assigned to the port being tested.
 - The PRBS checker checks the returned PRBS data. Any errors are logged in the SerDes Quad x Diagnostic Data register(s) (Port 0, 8, or 12, offsets 238h through 244h) that corresponds to the SerDes quad being tested.

15.1.4 Digital Loopback Master Mode

The only difference between Analog and Digital Loopback Master modes is that the external device is assumed to retain, to some extent, its digital logic in the loopback data path. Because this includes the elastic buffer, SKIP Ordered-Sets must be included in the test pattern. For the PEX 8548, this precludes PRBS engine use, because the PRBS generator does not generate SKIP Ordered-Sets.

The PEX 8548 provides the programmable test pattern transmitter for Digital Far-End Loopback testing, as illustrated in Figure 15-4. After Digital Loopback Master mode is established, Configuration Writes are used to fill the **Phy User Test Pattern** x registers (Port 0, 8, or 12, offsets 210h through 21Ch). The corresponding **Physical Layer Test** register *User Test Pattern Enable* bit(s) (Port 0, 8, or 12, offset 228h[31:28]) is set, which starts the transmission of the test pattern on all lanes. If one or more of the **Physical Layer Test** register *PRBS Enable* bits (Port 0, 8, or 12, offset 228h[19:16]) are also set, the test pattern is transmitted on all lanes of the corresponding port, regardless of the port's width. However, if the *PRBS Enable* bit is cleared, the test pattern is transmitted only on the corresponding SerDes quad lanes.

SKIP Ordered-Sets are inserted at an interval determined by the value in the **SKIP Ordered-Set Interval and Port Control** register *SKIP Ordered-Set Interval* field (Port 0, 8, or 12, offset 234h[11:0]) (default value is 1,180 symbol times), at the nearest data pattern boundary.

The Test Pattern checker ignores SKIP Ordered-Sets returned by the Loopback Slave, because the number of SKIP symbols received can differ from the number transmitted. All other data is compared to the transmitted data, and errors are logged in the **SerDes Quad** *x* **Diagnostic Data** register(s) (Port 0, 8, or 12, offsets 238h through 244h).




Figure 15-4. Digital Far-End Loopback

Test and Debug PLX Technology, Inc.

15.1.5 Analog Loopback Slave Mode

The PEX 8548 becomes an Analog Loopback Slave if it receives training sets with the *Loopback Training Control* bit set while the **Physical Layer Test** register *Analog Loopback Enable* bit (Port 0, 8, or 12, offset 228h[4]) is set. While it is an Analog Loopback Slave, the PEX 8548 includes only the SerDes in the loopback data path. The Loopback Master must provide the test pattern and data pattern checking. It is unnecessary for the Loopback Master to include SKIP Ordered-Sets in the data pattern.

Figure 15-5 illustrates the loopback data path when Analog Loopback Slave mode is enabled.

PCI Express
Loop-Back Master Device

Data Gen

Tx Pad

Rx Pad

Data Chk

Figure 15-5. Analog Loopback Slave Mode

15.1.6 Digital Loopback Slave Mode

The PEX 8548 becomes a Digital Loopback Slave if it receives training sets with the *Loopback Training Control* bit set while the **Physical Layer Test** register *Analog Loopback Enable* bit (Port 0, 8, or 12, offset 228h[4]) is cleared.

When a PEX 8548 port is a Digital Loopback Slave, the port includes the elastic buffer and 8b/10b decoder and encoder in the loopback data path. The Loopback Master must provide the test pattern and data pattern checker. The Loopback Master must also transmit SKIP Ordered-Sets with the data pattern. Because the PEX 8548 can return more or fewer SKIP symbols than it receives, the data checker must make provisions for this possibility.

Note: There is no scrambling nor de-scrambling logic in the Slave Digital Loopback data path.




Figure 15-6. Digital Loopback Slave Mode

15.2 Using the Diagnostic Registers

There are four diagnostic registers per station, one for each SerDes quad. The **SerDes Quad** x **Diagnostic Data** register(s) (Port 0, 8, or 12, offsets 238h through 244h) contents reflect the performance of the SerDes selected by the register's *SerDes Diagnostic Data Select* field (bits [25:24]). *For example*, if register offset 238h[25:24] is set to 10b, the information in that diagnostic register is for Quad 0, SerDes 2 for Port 0, SerDes 18 for Port 8, and SerDes 34 for Port 12. Table 15-2 further illustrates this example.

Table 15-2. SerDes Register Contents When SerDes Diagnostic Data Select Field = 10b

Port 0, 8, or 12 Register Offset	Register	Register Port 0		Port 12
238h	SerDes Quad 0 Diagnostic Data	SerDes 2	SerDes 18	SerDes 34
23Ch	SerDes Quad 1 Diagnostic Data	SerDes 6	SerDes 22	SerDes 38
240h	SerDes Quad 2 Diagnostic Data	SerDes 10	SerDes 26	SerDes 42
244h	SerDes Quad 3 Diagnostic Data	SerDes 14	SerDes 30	SerDes 46

15.3 Pseudo-Random and Bit-Pattern Generation

Each SerDes quad has an associated PRBS generator and checker. The PRBS generator is based upon a 7-bit **Linear Feedback Shift** register (**LFSR**), which can generate up to $(2^7 - 1)$ unique patterns. The PRBS bit stream is used for internal SerDes or Analog Far-End Loopback testing.

The PEX 8548 also provides a method of creating a repeating programmable bit pattern. Each of the four 32-bit **Phy User Test Pattern** x registers (Port 0, 8, or 12, offsets 210h through 21Ch) are loaded with a 32-bit data pattern. After a port is established as a Loopback Master, set the **Physical Layer Test** register *User Test Pattern Enable* bit(s) (Port 0, 8, or 12, offset 228h[31:28]) to 1, for the SerDes quad(s) associated with that port. The PEX 8548 proceeds to transmit the data pattern on all lanes of the quad, starting with Byte 0 of the **Phy User Test Pattern 0** register and continuing, in sequence, through Byte 3 of the **Phy User Test Pattern 12** register. SKIP Ordered-Sets are inserted at the proper intervals, which makes this method appropriate for Digital Far-End Loopback testing. The received pattern is compared to the transmitted pattern. Any errors are logged and can be retrieved, by reading the **SerDes Quad** x **Diagnostic Data** register(s) (Port 0, 8, or 12, offsets 238h through 244h, Read-Only bits [30, 23:0]).

The error status for the PRBS or User Pattern method is selected separately for each lane of the SerDes quad. SerDes quad lane status is selected by manipulating the *SerDes Diagnostic Data Select* bits in the appropriate **SerDes Quad** *x* **Diagnostic Data** register(s) (Port 0, 8, or 12, offsets 238h through 244h[25:24]).

The following example of User Test Pattern generation transmits and compares a clock-like (0-1-0) data pattern in Analog Loopback mode:

To produce a pseudo-clock bitstream in Analog Loopback mode, set the registers as follows:

- 1. In the Slave device, enable Analog Loopback by setting the **Physical Layer Test** register *Analog Loopback Enable* bit (Port 0, 8, or 12, offset 228h[4]).
- **2.** In the PEX 8548 Loopback Master device:
 - a. Write the value 4A4A_4A4Ah into each of the **Phy User Test Pattern** *x* registers (Port 0, 8, or 12, offsets 210h through 21Ch).
 - b. Set the *Port x Loopback Command* bit for the specific port in the **Physical Layer Port Command** register (Port 0, 8, or 12, offset 230h[0, 4, or 8]).
 - c. To check whether loopback is successful, read the corresponding **Physical Layer Port Command** register *Port x Ready as Loopback Master* bit (Port 0, 8, or 12, offset 230h[3, 7, or 11]) in the same Nibble that was set in step a. The Nibble value will be 9h if loopback is successful.
 - d. Set the **Physical Layer Test** register *User Test Pattern Enable* bit(s) (Port 0, 8, or 12, offset 228h[31:28]) for the SerDes quad(s) used by the port selected in step b.
 - e. The interval between SKIP Ordered-Sets can be programmed in the **SKIP Ordered-Set Interval** register *SKIP Ordered-Set Interval* field (Port 0, 8, or 12, offset 234h[11:0]).

Note: A High value (such as FFFh) can cause the link to fail.

3. Exit Loopback mode by clearing the **Physical Layer Port Command** register (Port 0, 8, or 12, offset 230h), and then the **Physical Layer Test** register (Port 0, 8, or 12, offset 228h). The link will re-establish itself.

January, 2008 JTAG Interface

15.4 JTAG Interface

The PEX 8548 provides a JTAG Boundary Scan interface, which is utilized to debug board connectivity for each ball.

15.4.1 *IEEE 1149.1* and *IEEE 1149.6* Test Access Port

The *IEEE 1149.1* Test Access Port (TAP), commonly called the JTAG (Joint Test Action Group) debug port, is an architectural standard described in the *IEEE Standard 1149.1-1990*. The *IEEE Standard 1149.6-2003* defines extensions to *IEEE 1149.1* to support PCI Express SerDes testing. These standards describe methods for accessing internal device facilities, using a four- or five-signal interface.

The JTAG debug port, originally designed to support scan-based board testing, is enhanced to support the attachment of debug tools. The enhancements, which comply with the *IEEE Standard 1149.1-1994 Specifications for Vendor-Specific Extensions*, are compatible with standard JTAG hardware for boundary-scan system testing.

- JTAG Signals JTAG debug port implements the four required JTAG signals JTAG_TCK, JTAG_TDI, JTAG_TDO, JTAG_TMS and optional JTAG_TRST# signal
- Clock Requirements JTAG_TCK signal frequency ranges from DC to 10 MHz
- JTAG Reset Requirements Section 15.4.4, "JTAG Reset Input Signal JTAG_TRST#"

Test and Debug PLX Technology, Inc.

15.4.2 JTAG Instructions

The JTAG Debug port provides the *IEEE Standard 1149.1-1990* EXTEST, SAMPLE/PRELOAD, BYPASS, and IDCODE instructions. *IEEE Standard 1149.6-2003* EXTEST_PULSE, EXTEST_TRAIN. and CLAMP instructions are also supported. Table 15-3 lists the JTAG instructions, along with their input codes.

The PEX 8548 returns the IDCODE values listed in Table 15-4.

Table 15-3. PEX 8548 JTAG Instructions

Instruction	Input Code	Comments
BYPASS	1111_1111_1111_1111_1111_1111	
EXTEST	1111_1111_1111_1111_1111_1110_1000Ь	IEEE Standard 1149.1-1990
SAMPLE	1111_1111_1111_1111_1111_1111_1000Ь	TEEE Sianaara 1149.1-1990
PRELOAD	1111_1111_1111_1111_1111_1111_1000b	
EXTEST_PULSE	1111_1111_1011_1111_1111_1110_1000b	IEEE Standard 1149.6-2003
EXTEST_TRAIN	1111_1110_1001_1111_1111_1110_1000Ь	TEEE Sianaara 1149.0-2003
CLAMP	1111_1111_1111_1111_1111_1110_1111b	IEEE Standard 1149.1-1990
IDCODE	1111_1111_1111_1111_1111_1111	TEEE Sianaara 1149.1-1990

Table 15-4. PEX 8548 JTAG IDCODE Values

Unit of Measure	Version	Part Number	PLX Manufacturer Identity	Least Significant Bit
Bits	0001b	1000_0101_0100_1000b	001_1100_1101b	1
Hex	1h	8548h	1CDh	1h
Decimal	1	34120	461	1

January, 2008 JTAG Boundary Scan

15.4.3 JTAG Boundary Scan

Scan Description Language (BSDL), IEEE 1149.1-1994, is a supplement to the IEEE Standard 1149.1-1990 and IEEE Standard 1149.1a-1993, IEEE Standard Test Access Port and Boundary-Scan Architecture. BSDL, a subset of the IEEE 1076-1993 Standard VHSIC Hardware Description Language (VHDL), allows a rigorous description of testability features in components which comply with the standard. This standard is used by automated test pattern generation tools for package interconnect tests and Electronic Design Automation (EDA) tools for synthesized test logic and verification. BSDL supports robust extensions that can be used for internal test generation and to write software for hardware debug and diagnostics.

The primary components of BSDL include the logical port description, physical ball map, instruction set, and **Boundary** register description.

The logical port description assigns symbolic names to the device's signal balls. Each ball includes a logical type of *in*, *out*, *in out*, *buffer*, or *linkage* that defines the logical direction of signal flow.

The physical ball map correlates the device's logical ports to the physical balls of a specific package. A BSDL description can include several physical ball maps, and maps are provided with a unique name.

Instruction set statements describe the bit patterns that must be shifted into the **Instruction** register to place the device in the various test modes defined by the standard. Instruction set statements also support descriptions of instructions that are unique to the device.

The **Boundary** register description lists each cell or shift stage of the **Boundary** register. Each cell has a unique number, the cell numbered 0 is the closest to the Test Data Out (JTAG_TDO) ball and the cell with the highest number is closest to the Test Data In (JTAG_TDI) ball. Each cell includes additional information, including:

- Cell type
- · Logical port associated with the cell
- Logical function of the cell
- · Safe value
- · Control cell number
- · Disable value
- · Result value

15.4.4 JTAG Reset Input Signal JTAG_TRST#

The JTAG_TRST# Input ball is the asynchronous JTAG logic reset. When JTAG_TRST# is set Low, it causes the PEX 8548's JTAG TAP Controller to initialize. In addition, when the JTAG TAP Controller is initialized, it selects the PEX 8548 standard logic path (core-to-I/O). It is recommended to take the following into consideration when implementing the asynchronous JTAG logic reset on a board:

- If JTAG functionality is required, consider one of the following:
 - JTAG_TRST# Input signal to use a Low-to-High transition once during PEX 8548 boot-up, along with the system PEX_PERST# signal
 - Hold the JTAG_TMS ball High while clocking the JTAG_TCK ball five times
- If JTAG functionality is not required, the JTAG_TRST# signal must be directly connected to VSS, to hold the JTAG TAP Controller inactive
- If the PEX 8548's JTAG TAP Controller is not intended to be used by the design, it is recommended that a 1.5KΩ pull-down resistor be connected to the JTAG_TRST# ball, to hold the JTAG TAP Controller in the *Test-Logic-Reset* state, which enables standard logic operation

15.5 Port Good Status LEDs

The PEX 8548 provides Port Good outputs, PEX_PORT_GOOD[14:12, 10:8, 2:0]#, that can directly drive external common anode LED modules to provide visual indication that the Physical Layer of the link for each port is trained to at least x1 width.

Software can determine:

- Which lanes have completed Physical Layer linkup, by performing a Memory Read of the *Lane Up Status* bits in Port 0:
 - Offset 1F4h[8:0] corresponds to Station 0, Port 0 (Lanes [8-0], respectively)
 - Offset 1F4h[15:9] corresponds to Station 0, Port 0 (Lanes [15-9], respectively)
 - Offset 1F4h[31:16] corresponds to Station 1, Port 8 (Lanes [31-16], respectively)
 - Offset 270h[15:0] corresponds to Station 2, Port 12 (Lanes [47-32], respectively)
- Whether the link for each port has trained, by reading the **VC0 Resource Status** register *VC0 Negotiation Pending* bit (offset 160h[17]) in each port. If the register value is 0, the link has completed Flow Control initialization. This register can be read by either a PCI Express Configuration Request or Memory Read.
- The negotiated link width of each port, by reading the **Link Status** register *Negotiated Link Width* field (offset 78h[25:20]) in each port. This register can be read by either a Configuration Request or Memory Read.



Chapter 16 Electrical Specifications

16.1 Introduction

This chapter contains the PEX 8548 power-up/power-down sequencing rules and electrical specifications.

16.2 Power-Up/Power-Down Sequence

For reliable operation, the VDD10, VDD10S, and VDD10A should power-up first and power-down last. No specific sequence is required between the VTT_PEX, VDD33, and VDD33A supplies. All supply rails should power-up within 50 ms of one another.

16.3 Absolute Maximum Ratings

Warning: Maximum limits indicate the temperatures and voltages above which permanent damage can occur. Proper operation at these conditions is not guaranteed, and continuous

operation of the PEX 8548 at these limits is not recommended.

Table 16-1. Absolute Maximum Rating (All Voltages Referenced to VSS System Ground)

Item	Symbol	Absolute Maximum Rating	Units
I/O Interface Supply Voltage	VDD33	-0.5 to +4.6	V
PLL Supply Voltage	VDD33A	-0.5 to +4.6	V
Core (Logic) Supply Voltage	VDD10	-0.3 to +1.65	V
SerDes Analog Supply Voltage	VDD10A	-0.3 to +1.65 ^a	V
SerDes Digital Supply Voltage	VDD10S	$-0.3 \text{ to } +1.65^{a}$	V
SerDes Termination Supply Voltage	VTT_PEX	-0.3 to +2.5	V
Input Voltage (3.3V Interface)	V _I	-0.3 to +4.6	V
Operating Ambient Temperature (Industrial)	T _A	-40 to +85	°C
Storage Temperature	T _{STG}	-65 to +150	°C

a. The SerDes Analog and Digital power supplies should track within 0.01V of one another.

16.4 Power Characteristics

Table 16-2. Operating Condition Power Supply Rails

Symbol	Parameter	Min	Тур	Max	Units
VDD10	Digital Core Supply {1.0V ±10%}	0.9	1.0	1.1	V
VDD10A	Analog SerDes Supply {1.0V ±10%}	0.9	1.0	1.1	V
VDD10S	Digital SerDes Supply {1.0V ±10%}	0.9	1.0	1.1	V
VDD33	I/O Supply {3.3V ±10%}	3.0	3.3	3.6	V
VDD33A	PLL Supply {3.3V ±10%}	3.0	3.3	3.6	V
VTT_PEX	SerDes Termination Supply Voltage	1.35	1.5	1.8	V

16.5 Power Consumption

Table 16-3. PEX 8548 Power Estimates (Watts)

Traffic Conditions	Ser Dig	ore/ Des jital D10)	PCI Ex Dig (VDD	ital	_	press alog 10A)	Termi	Des nation _PEX)	PI (VDE	LL)33A)	-	O D33)	То	tal
	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max
A. Heavy	1.22	1.81	2.28	2.58	0.64	0.72	1.57	1.89	0.02	0.03	0.02	0.03	5.75	7.06
B. Medium	1.10	1.57	1.915	2.17	0.53	0.61	1.32	1.59	0.02	0.03	0.02	0.03	4.91	6.00
C. Light	0.88	1.33	1.915	2.17	0.53	0.61	1.32	1.59	0.02	0.03	0.02	0.03	4.69	5.76

A. 85% lane bandwidth utilization. All 48 lanes in active L0 Link PM state.

B. 35% lane bandwidth utilization. All 48 lanes in active L0 Link PM state.

C. 10% lane bandwidth utilization. All 48 lanes in active L0 Link PM state.

16.6 I/O Interface Signal Groupings

Table 16-4. Signal Group PCI Express Analog Interface

Signal Group	Signal Type	Signals	Notes
(a)	PCI Express Output (Transmit)	PEX_PETn[47:0], PEX_PETp[47:0]	Refer to Table 16-7
(b)	PCI Express Input (Receive)	PEX_PERNI4/:01.PEX_PERNI4/:01	
(c)	(c) PCI Express Differential Clock Input PEX_REFCLKn, PEX_REFCLKp		Refer to Table 16-9

Table 16-5. Signal Group Digital Interface

Signal Group	Signal Type	Signals	Note
(d)	Digital Output	EE_CS#, EE_DI, EE_SK, FATAL_ERR#, HP_ATNLED[9:8, 1]#, HP_CLKEN[9:8, 1]#, HP_PERST[9:8, 1]#, HP_PWREN[9:8, 1]#, HP_PWRLED[9:8, 1]#, JTAG_TDO, PEX_INTA# (when I2C_INTA_ENABLE# is strapped High), PEX_PORT_GOOD[14:12, 10:8, 2:0]#	
(e)	Digital Input ^a	PEX_PERST#, STRAP_DEBUG_SEL[1:0], STRAP_FAST_BRINGUP#, STRAP_PLL_BYPASS#, STRAP_PROBE_MODE#, STRAP_SERDES_MODE_ENABLE#, STRAP_STN0_PORTCFG[1:0], STRAP_STN1_PORTCFG[1:0], STRAP_STN2_PORTCFG[1:0], STRAP_TESTMODE[3:0], STRAP_UPSTRM_PORTSEL[3:0]	Refer to Table 16-6
(f)	Digital Input with Internal Pull-up Resistor	EE_DO, HP_BUTTON[9:8, 1]#, HP_MRL[9:8, 1]#, HP_PRSNT[9:8, 1]#, HP_PWRFLT[9:8, 1]#, I2C_ADDR[2:0], I2C_INTA_ENABLE#, JTAG_TCK, JTAG_TDI, JTAG_TMS, JTAG_TRST#	
(g)	Bidirectional (Open Drain)	I2C_SCL, I2C_SDA, PEX_INTA# (when I2C_INTA_ENABLE# is strapped Low)	

a. STRAP_signals must be tied High to VDD33 or Low to VSS (GND). Refer to Section 3.4.4, "Strapping Signals." for details.

Table 16-6. DC Electrical Characteristics – Digital Interface

Symbol	Signal Group	Parameter	Min	Тур	Max	Unit	Conditions
I_{OL}	(d) (g)	Output Low Current	8			mA	$V_{OL} = 0.4V$
I _{OH}	(d)	Output High Current	8			mA	$V_{OH} = 2.4V$
V _{IL}	(e) (f)	Input Low Voltage			0.8	V	
V _{IH}	(e) (f)	Input High Voltage	2.0			V	
C _{PIN}	(d) (e) (f) (g)	Ball Capacitance		5	8	pF	
	(d)	Three-state Leakage			±500	nA	
I _{LEAKAGE}	(e) (f)	Input Leakage			±50	nA	
	(f)	Pull-Up Leakage	+0.1/-8		+0.1/-20	μΑ	
R_{PU}	(f)	Pull-Up Impedance	200K			W	
V _{HYS}	(g)	Input Hysteresis	150			mV	

Table 16-7. PCI Express Transmit (Signal Group a) AC and DC Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	
V _{TX-DIFFp-p}	Differential Peak-to-Peak Output Voltage	0.800		1.2	V	$V_{TX-DIFFp-p} = 2 * V_{TX-D+} - V_{TX-D-} $
V _{TX-DE-RATIO}	De-Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX\text{-DIFF}p\text{-}p}$ of the 2^{nd} and following bits after a transition divided by the $V_{TX\text{-DIFF}p\text{-}p}$ of the 1^{st} bit after a transition. Refer to Note 1.
T _{TX-EYE}	Minimum Tx Eye Width	0.75			UI	The maximum Transmitter jitter can be derived as: $ T_{\text{TX-MAX-JITTER}} = 1 - T_{\text{TX-EYE}} = 0.25 \text{ UI} $ This parameter is measured with the equivalent of a zero-jitter Reference Clock. Refer to Notes 1 and 2.
T _{TX-EYE-MEDIAN-to-} MAX-JITTER	Maximum time between the Jitter Median and Maximum Deviation from the Median			0.125	UI	Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFF} = 0V$) in relation to recovered Tx UI. Refer to Notes 1 and 2.
${ m T_{TX ext{-}RISE,}} \ { m T_{TX ext{-}FALL}}$	D+/D- Tx Output Rise/Fall Time	0.125			UI	Refer to Notes 1 and 4.
V _{TX-CM-ACp}	RMS AC Peak Common Mode Output Voltage			20	mV	$\begin{split} &V_{TX-CM-ACp} = \text{RMS} (V_{TX-D+} + V_{TX-D-} / 2 - V_{TX-CM-DC}) \\ &V_{TX-CM-DC} = \text{DC}_{(avg)} \text{ of } \\ & V_{TX-D+} + V_{TX-D-} / 2 \\ &\text{Refer to Note 1}. \end{split}$
V _{TX-CM-DC-ACTIVE-} IDLE-DELTA	Absolute Delta of DC Common Mode Voltage during L0 Link PM state and Electrical Idle	0		100	mV	$\begin{split} & \left V_{TX-CM-DC} \text{ [during L0] } \right \text{ $V_{TX-CM-Idle-DC}$} \\ & \left[\text{during Electrical Idle} \right] \right \leq 100\text{mV} \\ & V_{TX-CM-DC} = \text{DC}_{(avg)} \text{ of} \\ & \left V_{TX-D+} \right V_{TX-D-} \right / 2 \text{ [L0]} \\ & V_{TX-CM-Idle-DC} = \text{DC}_{(avg)} \text{ of} \\ & \left V_{TX-D+} \right V_{TX-D-} \right / 2 \text{ [Electrical Idle]} \\ & \text{Refer to Note 1.} \end{split}$
V _{TX-CM-DC-LINE-} DELTA	Absolute Delta of DC Common Mode Voltage between D+ and D-	0		25	mV	$\begin{split} & \left V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} \right \leq 25 \text{mV} \\ & V_{TX-CM-DC-D+} = DC_{(avg)} \text{ of } \left V_{TX-D+} \right \\ & V_{TX-CM-DC-D-} = DC_{(avg)} \text{ of } \left V_{TX-D-} \right \\ & \text{Refer to Note 1.} \end{split}$
V _{TX-IDLE-DIFFp}	Electrical Idle Differential Peak Output Voltage	0		20	mV	$V_{\text{TX-IDLE-DIFFp}} = V_{\text{TX-Idle-D+}} - V_{\text{TX-Idle-D-}} \le 20\text{mV}$ Refer to Note 1.
V _{TX-RCV-DETECT}	Amount of Voltage Change Allowed during Receiver Detection			600	mV	The total amount of voltage change that a Transmitter can apply to sense whether a low-impedance Receiver is present.
V _{TX-DC-CM}	Tx DC Common Mode Voltage	0		3.6	V	The allowed DC Common Mode voltage under any condition.

Table 16-7. PCI Express Transmit (Signal Group a) AC and DC Characteristics (Cont.)

Symbol	Parameter	Min	Тур	Max	Units	Comments
I _{TX-SHORT}	Tx Short Circuit Current Limit			90	mA	The total current the Transmitter can provide when shorted to its ground.
T _{TX-IDLE-MIN}	Minimum Time Spent in Electrical Idle	50			UI	Minimum time a Transmitter must be in Electrical Idle. Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle Ordered-Set.
T _{TX-IDLE-SET-TO-} IDLE	Maximum Time to Transition to a Valid Electrical Idle after Sending an Electrical Idle Ordered-Set			20	UI	After sending an Electrical Idle Ordered-Set, the Transmitter must meet all Electrical Idle specifications within this time. This is a de-bounce time for the Transmitter to meet Electrical Idle after transitioning from the L0 Link PM state.
RL _{TX-DIFF}	Differential Return Loss	10			dB	Measured over 50 MHz to 1.25 GHz.
RL _{TX-CM}	Common Mode Return Loss	6			dB	Measured over 50 MHz to 1.25 GHz.
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	80	100	120	Ω	Tx DC Differential mode low impedance. Refer to Note 5.
L _{TX-SKEW}	Lane-to-Lane Output Skew			500 + 2 UI	ps	Static skew between any two Transmitter lanes within a single link.

Notes:

1. Specified at the measurement point into a timing and voltage compliance test load, as illustrated in Figure 16-1.




Figure 16-1. Compliance Test/Measurement Load

- 2. At $T_{TX-EYE} = 0.75$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.25$ UI for the Transmitter. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half the total Tx jitter budget. (Note: The median is not the same as the mean.) The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. This parameter is measured with the equivalent of a zero-jitter Reference Clock. The T_{TX-EYE} measurement is to be met at the target bit error rate. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ specification is to be met using the compliance pattern at a sample size of 1,000,000 UI.
- 3. The Transmitter input impedance shall result in a differential return loss, greater than or equal to 10 dB, with a Differential Test Input signal no less than 200 mV (peak value, 400 mV differential peak-to-peak) swing around ground, applied to D+ and D- lines and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50Ω to ground for both the D+ and D- lines. The series capacitance C_{TX} is optional for the return loss measurement.
- **4.** Measured between 20 to 80% at Transmitter package balls into a test load, as illustrated in Figure 16-1, both V_{TX-D+} and V_{TX-D-} .
- 5. $Z_{TX-DIFF-DC}$ is the small signal resistance of the transmitter measured at a DC operating point that is equivalent to that established by connecting a 100Ω resistor from D+ and D- while the Tx is driving a static logic 1 or logic 0. Equivalently, this parameter can be derived by measuring the RMS voltage of the Tx while transmitting a test pattern into two different differential terminations that are near 100Ω

Small signal resistance is measured by forcing a small change in differential voltage and dividing this by the corresponding change in current.

Table 16-8. PCI Express Receive (Signal Group b) AC and DC Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	The UI is 400 ps ±300 ppm.
V _{RX-DIFFp-p}	Differential Input Peak-to-Peak Voltage	0.175		1.200	V	$V_{RX-DIFFp-p} = 2* V_{RX-D+} - V_{RX-D-} $
T _{RX-EYE}	Minimum Receiver Eye Width	0.4			UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as: $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6 \text{ UI}$ Refer to Notes 6, 7, and 8.
T _{RX-EYE-MEDIAN-} to-MAX-JITTER	Maximum Time between the Jitter Median and Maximum Deviation from the Median			0.3	UI	Jitter is defined as the measurement variation of the crossing points (V _{TX-DIFF} = 0V) in relation to recovered Tx UI. Refer to Notes 6 and 7.
V _{RX-CM-ACp}	AC Peak Common Mode Input Voltage			150	mV	$\begin{split} &V_{RX-CM-ACp} = V_{RX-D+} + V_{RX-D-} \\ &/2 - V_{RX-CM-DC}) \\ &V_{RX-CM-DC} = DC_{(avg)} \text{ of } V_{RX-D+} \\ &\text{Refer to Note 6}. \end{split}$
RL _{RX-DIFF}	Differential Return Loss	10			dB	Measured over 50 MHz to 1.25 GHz. Refer to Note 9.
RL _{RX-CM}	Common Mode Return Loss	6			dB	Measured over 50 MHz to 1.25 GHz. Refer to Note 9.
Z _{RX-DIFF-DC}	DC Differential Tx Impedance	80	100	120	Ω	Rx DC Differential mode impedance.
Z _{RX-DC}	DC Input Impedance	40	50	60	Ω	Required Rx D+ and D- DC impedance $(50\Omega \pm 20\% \text{ tolerance})$. Refer to Note 6.
V _{RX-IDLE-DET-} DIFFp-p	Electrical Idle Detect Threshold	65		175	mV	$V_{RX-IDLE-DET-DIFFp-p} =$ 2* $ V_{RX-D+} + V_{RX-D-} $ Measured at the package balls of the Receiver.
T _{RX-IDLE-DET-DIFF-} ENTERTIME	Unexpected Electrical Idle Enter Idle Detect Threshold Integration Time			10	ms	An un-expected Electrical Idle $(V_{RX\text{-}DIFFp\text{-}p} < V_{RX\text{-}IDLE\text{-}DET\text{-}DIFFp\text{-}p})$ must be recognized no longer than $T_{RX\text{-}IDLE\text{-}DET\text{-}DIFF\text{-}ENTERTIME}$ to signal an unexpected idle condition.
L _{RX-SKEW}	Total Skew			20	ns	Skew across all lanes in a link.

Notes:

- **6.** The test load in Figure 16-1 should be used as the Rx device when taking measurements.
- 7. The T_{RX-EYE-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half the total, 0.64. (Note: The median is not the same as the mean.) The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. The T_{RX-EYE} measurement is to be met at the target bit error rate. The T_{RX-EYE-MEDIAN-to-MAX-JITTER} specification is to be met using the compliance pattern at the sample size of 1,000,000 UI.
- **8.** Refer to the <u>PCI Express Jitter and BER White Paper for details regarding the Rx-Eye measurement.</u>
- 9. The Receiver input impedance shall result in a differential return loss, greater than or equal to 10 dB, with a Differential Test Input signal of no less than 200 mV (peak value, 400 mV differential peak-to-peak) swing around ground, applied to D+ and D- lines and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50Ω to ground for both the D+ and D- lines. The series capacitance C_{TX} is optional for the return loss measurement.

Table 16-9. PCI Express Differential Clock (Signal Group c) AC and DC Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Notes
F _{REFCLK}	Reference Clock Frequency		100		MHz	
V _{CM}	Input Common Mode Voltage	0.6	0.65	0.7	V	1
V	Differential Voltage Swing (0-to-peak)			800	mV	
V_{SW}	Differential Voltage Swing (peak-to-peak)	250		1,600	mV	
T_R/T_F	Clock Input Rise/Fall Time			1.5	ns	2
DC _{REFCLK}	Input Clock Duty Cycle	40	50	60	%	
D	Input Parallel Termination (Single-ended)		55		Ω	
R _{TERM}	Input Parallel Termination (Differential)		110		Ω	
PPM	Reference Clock Tolerance	-300		+300	ppm	

Notes:

- 1. PEX_REFCLKn/p must be AC-coupled. Use a 0.01 to 0.1 µF capacitor.
- **2.** *Specified at 20 to 80% points at the package balls.*

16.7 Transmit Drive Characteristics

The drive current and transmit equalization function are programmable, to allow for optimization of different backplane lengths and materials.

16.7.1 Drive Current

The nominal drive current is programmable (2-bit, per SerDes/lane) within the range of 10 to 28 mA. [Refer to the **SerDes Nominal Drive Current Select** register (offset 248h) for details.]

The nominal drive current can be further programmed (4-bit) with finer granularity, within the range of 0.65X to 1.35X. [Refer to the **SerDes Drive Current Level 1** and **SerDes Drive Current Level 2** registers (offsets 24Ch and 250h, respectively) for details.]

16.7.2 Transmit Equalization

The Transmitter incorporates programmable (4-bit, per SerDes/lane) first-order equalization, within the range of 0 to -7.96 dB. [Refer to the **SerDes Drive Equalization Level Select 1** and **SerDes Drive Equalization Level Select 2** registers (offsets 254h and 258h, respectively) for details.]

16.7.3 Transmit Termination Adjust

The PCI Express Base r1.1 specifies termination (50Ω nominal) at the Transmit side to VTT. The Transmit driver incorporates a 2-bit register (per SerDes quad), which allows for a $\pm 20\%$ termination adjustment to mitigate stub effects and other non-idealities in the PCB channel. Refer to the **Physical Layer** register SerDes Quad x TxTermAdjust fields (offset 22Ch[15:8]) for details.

16.8 Receive Characteristics

The following programmable bits control the electrical characteristics of the Receiver circuit, to mitigate the effects of signal loss and distortion across the PCB channel.

16.8.1 Receive Equalization

The Receiver incorporates a programmable 2-bit register (per SerDes quad) to modify the high-pass filter within the circuit, which serves to mitigate the effects of Inter Symbol Interference (ISI) due to frequency-dependent losses across the PCB material. Refer to **Physical Layer** register *SerDes Quad x RxEqCtl* fields (offset 22Ch[31:24]) for details.

16.8.2 Receive Termination Adjust

The PCI Express Base r1.1 specifies termination (50 Ω nominal) at the Receive side to ground. The Receiver input incorporates a 2-bit register (per SerDes quad), which allows for a $\pm 20\%$ termination adjustment to mitigate stub effects and other non-idealities in the PCB channel. Refer to the **Physical Layer** register SerDes Quad x RxTermAdjust fields (offset 22Ch[23:16]) for details.

THIS PAGE INTENTIONALLY LEFT BLANK.



Chapter 17 Thermal and Mechanical Specifications

17.1 Thermal Characteristics

The PEX 8548 does not include a heat sink. The information described in this section is based upon sample thermal performance when a heat sink is used with the PEX 8548, and is provided for reference only.

17.1.1 Sample Thermal Data

- **Heat Sink (PEX 8548 only)** Aavid 364424B00034G, 40 x 40 x 11.4 mm with 2.5-mm thick base, 13 x 13 pin array
- Interface (PEX 8548 only) 0.13 mm, 1 W/m/K (simulates good phase change material)
- Maximum Junction Temperature 125 °C

Table 17-1. Sample PEX 8548 Thermal Data with Heat Spreader – 37.5 x 37.5 mm² PBGA-H3 Package


Power (W)	Heat Sink	Airflow (m/s)	[⊖] JA (°C/W)	^Ψ Jт (°С/W)	^Ψ Јв (°C/W)	(°C/W) ⊝ ^{JC}	[⊙] JB (°C/W)
	9.00	0.00	8.90	1.14	3.90		
		1.02	7.50	1.15	3.80		
0.00		2.04	6.90	1.15	3.70	1.49	4.58
9.00		0.00	7.40	1.27	2.90	1.49	4.36
	Yes	1.02	5.00	1.29	2.50		
		2.04	4.20	1.30	2.40		

17.1.2 Sample Heat Sink Specifications

Table 17-2. Sample PEX 8548 Heat Sink Specifications

	Fin Th		ckness	Base	Number of Fins		
Length	Width	Height	Across Across Width Length		Thickness	Across Width	Across Length
40.00 mm	40.10 mm	11.40 mm	1.02 mm	0.89 mm	2.54 mm	13	13

Figure 17-1. Sample PEX 8548 Fin Heat Sink, Black Anodize over Plastic (40 x 40.10 x 11.40 mm)



Note: Unless specified otherwise, tolerances are ± 0.38 mm ($\pm .015$ inches).

17.2 Package Specifications


Table 17-3 defines the package specifications. Unpopulated BGA balls allow board design and placement of board-level de-coupling capacitors between VDD10, VDD10A, VDD10S, VDD33, and VSS/Ground.

Table 17-3. PEX 8548 Package Specifications

Parameter	Specification
Package Type	Plastic Ball Grid Array Heat-spreader (PBGA-H3)
Number of Balls	736
Package Dimensions	37.5 x 37.5 mm ² (approximately 2.23-mm high)
Ball Matrix Pattern	36 x 36 (10 x 8 center area reserved for Ground)
Ball Pitch	1.00 mm
Ball Diameter	0.61 mm
Ball Spacing	0.40 mm

17.3 Mechanical Dimensions

Figure 17-2. PEX 8548 736-Ball PBGA-H3 Mechanical Dimensions





Appendix A General Information

A.1 Product Ordering Information

Contact your local PLX Sales Representative for ordering information.

Table A-1. PEX 8548 Product Ordering Information

Part Numbers	Description				
PEX8548-AA25BI	PEX 8548-AA 48-Lane, 9-port PCI Express Gen 1 Switch Plastic BGA-H3 (37.5 x 37.5 mm ² , 736-ball) Package				
PEX8548-AA25BI G	PEX 8548-AA 48-Lane, 9-port PCI Express Gen 1 Switch Plastic BGA-H3 (37.5 x 37.5 mm ² , 736-ball), Lead-Free RoHS Green Package				
PEX8548-AA25BI	G - Lead-Free, RoHS-Compliant, Fully Green I - Industrial Temperature B - Ball Grid Array Package AA - Silicon Revision 25 - Signaling Rate (2.5 Gbps) 8548 - Part Number PEX - PCI Express Product Family				
PEX 8548-AA RDK	PEX 8548-AA Rapid Development Kit with x16 Edge Connector				
Breakout Board-88 Breakout Board-844	Breakout Board with x16 Edge Connector for Additional Fan-Out to Two Slots (x8, x8) Breakout Board with x16 Edge Connector for Additional Fan-Out to Three Slots (x8, x4, x4)				
x1 Adapter	PCI Express x16 to x1 Adapter				
x4 Adapter	PCI Express x16 to x4 Adapter				
x8 Adapter	PCI Express x16 to x8 Adapter				

A.2 United States and International Representatives and Distributors

PLX Technology, Inc., representatives and distributors are listed at www.plxtech.com.

A.3 Technical Support

PLX Technology, Inc., technical support information is listed at www.plxtech.com/support/, or call 800 759-3735 (domestic only) or 408 774-9060.