
Data Sheet




Description/Applications

The HSMP-386x series of general purpose PIN diodes are designed for two classes of applications. The first is attenuators where current consumption is the most important design consideration. The second application for this series of diodes is in switches where low capacitance is the driving issue for the designer.

The HSMP-386x series Total Capacitance (C_{τ}) and Total Resistance (R_{τ}) are typical specifications. For applications that require guaranteed performance, the general purpose HSMP-383x series is recommended.

A SPICE model is not available for PIN diodes as SPICE does not provide for a key PIN diode characteristic, carrier lifetime.

Pin Connections and Package Marking, SOT-363



Notes:

1. Package marking provides orientation, identification, and date code.

2. See "Electrical Specifications" for appropriate package marking.

Features


- Unique Configurations in Surface Mount Packages
 - Add Flexibility
 - Save Board Space
 - Reduce Cost
- Switching
 - Low Distortion Switching
 - Low Capacitance
- Attenuating
 - Low Current Attenuating for Less Power Consumption
- Matched Diodes for Consistent Performance
- Better Thermal Conductivity for Higher Power Dissipation
- Low Failure in Time (FIT) Rate^[1]
- Lead-free

Note:

1. For more information see the Surface Mount PIN Reliability Data Sheet.



Package Lead Code Identification, SOT-23, SOT-143 (Top View)



COMMON ANODE

#3

RING QUAD



COMMON□

CATHODE

Package Lead Code Identification, SOT-323 (Top View)

SERIES

COMMON□


CATHODE



COMMON□ ANODE







See separate data sheet HSMP-386D

Absolute Maximum Ratings^[1] $T_c = +25^{\circ}C$

Symbol	Parameter	Unit	SOT-23	SOT-323
l _f	Forward Current (1 µs Pulse)	Amp	1	1
P _{IV}	Peak Inverse Voltage	V	50	50
T	Junction Temperature	°C	150	150
T _{stg}	Storage Temperature	°C	-65 to 150	-65 to 150
θ _{jc}	Thermal Resistance ^[2]	°C/W	500	150

ESD WARNING:

Handling Precautions Should Be Taken To Avoid Static Discharge.

Notes:

1. Operation in excess of any one of these conditions may result in permanent damage to the device.

2. $T_c = +25^{\circ}$ C, where T_c is defined to be the temperature at the package pins where contact is made to

the circuit board.


Electrical Specifications $T_c = 25^{\circ}C$, each diode


Part Number HSMP-	Package Marking Code	Lead Code	Configuration	Minimum Breakdown Voltage V _{BR} (V)	Typical Series Resistance R _s (Ω)	Typical Total Capacitance C _T (pF)
3860	LO	0	Single	50	3.0/1.5*	0.20
3862	L2	2	Series			
3863	L3	3	Common Anode			
3864	L4	4	Common Cathode			
386B	LO	В	Single			
386C	L2	С	Series			
386E	L3	E	Common Anode			
386F	L4	F	Common Cathode			
386L	LL	L	Unconnected Trio			
Test Conditions				$V_{R} = V_{BR}$ Measure $I_{R} \le 10 \mu A$	$I_{F} = 10 \text{ mA}$ f = 100 MHz $I_{F} = 100 \text{ mA}^{*}$	$V_{R} = 50 V$ f = 1 MHz


HSMP-386x Typical Parameters at $T_c = 25^{\circ}C$


Part Number HSMP-	Total Resistance R _γ (Ω)	Carrier Lifetime t (ns)	Reverse Recovery Time T _{rr} (ns)	Total Capacitance C _T (pF)
386x	22	500	80	0.20
Test Conditions	l _F = 1 mA f = 100 MHz	I _F = 50 mA T _R = 250 mA	$V_{R} = 10 V$ $I_{F} = 20 mA$ 90% Recovery	$V_{R} = 50 V$ f = 1 MHz

Typical Performance, $T_c = 25^{\circ}C$, each diode












Figure 4. Reverse Recovery Time vs. Forward Current for Various Reverse Voltages.





Figure 5. Forward Current vs. Forward Voltage.

Equivalent Circuit Model

HSMP-386x Chip*






Figure 3. 2nd Harmonic Input Intercept Point vs. Forward Bias Current for Switch Diodes.

Typical Applications for Multiple Diode Products





Figure 6. Simple SPDT Switch, Using Only Positive Current.



RF COMMON

Figure 7. High Isolation SPDT Switch, Dual Bias.




Figure 8. Switch Using Both Positive and Negative Current.




Figure 10. Four Diode π Attenuator. See AN1048 for details.





Figure 9. Very High Isolation SPDT Switch, Dual Bias.

Typical Applications for Multiple Diode Products (continued)






Figure 12. HSMP-386L Unconnected Trio used in a Positive Voltage, High Isolation Switch.




Figure 13. HSMP-386L used in a SP3T Switch.

Figure 11. High Isolation SPST Switch

(Repeat Cells as Required).





Figure 14. HSMP-386L Unconnected Trio used in a Dual Voltage, High Isolation Switch.

Ordering Information

Specify part number followed by option. For example:



Option Descriptions

-BLKG = Bulk, 100 pcs. per antistatic bag -TR1G = Tape and Reel, 3000 devices per 7" reel -TR2G = Tape and Reel, 10,000 devices per 13" reel

Tape and Reeling conforms to Electronic Industries RS-481, "Taping of Surface Mounted Components for Automated Placement."

Assembly Information

SOT-323 PCB Footprint

Recommended PCB pad layouts for the miniature SOT packages are shown in Figures 15, 16, 17. These layouts provide ample allowance for package placement by automated assembly equipment without adding parasitics that could impair the performance.




Figure 15. Recommended PCB Pad Layout for Avago's SC70 3L/SOT-323 Products.




Figure 16. Recommended PCB Pad Layout for Avago's SC706L/SOT-363 Products.




Figure 17. Recommended PCB Pad Layout for Avago's SOT-23 Products.

SMT Assembly

Reliable assembly of surface mount components is a complex process that involves many material, process, and equipment factors, including: method of heating (e.g., IR or vapor phase reflow, wave soldering, etc.) circuit board material, conductor thickness and pattern, type of solder alloy, and the thermal conductivity and thermal mass of components. Components with a low mass, such as the SOT package, will reach solder reflow temperatures faster than those with a greater mass.

Avago's diodes have been qualified to the time-temperature profile shown in Figure 18. This profile is representative of an IR reflow type of surface mount assembly process.

After ramping up from room temperature, the circuit board with components attached to it (held in place with solder paste) passes through one or more preheat zones. The preheat zones increase the temperature of the board and components to prevent thermal shock and begin evaporating solvents from the solder paste. The reflow zone briefly elevates the temperature sufficiently to produce a reflow of the solder.

The rates of change of temperature for the ramp-up and cool-down zones are chosen to be low enough to not cause deformation of the board or damage to components due to thermal shock. The maximum temperature in the reflow zone (T_{MAX}) should not exceed 260°C.

These parameters are typical for a surface mount assembly process for Avago diodes. As a general guideline, the circuit board and components should be exposed only to the minimum temperatures and times necessary to achieve a uniform reflow of solder.




Figure 18. Surface Mount Assembly Profile.


Lead-Free Reflow Profile Recommendation (IPC/JEDEC J-STD-020C)

Reflow Parameter	Lead-Free Assembly		
Average ramp-up rate (Liquidus	3°C/ second max		
Preheat	Temperature Min (T _{s(min)})	150°C	
	Temperature Max (T _{s(max})	200°C	
	Time (min to max) (t _s)	60-180 seconds	
Ts(max) to TL Ramp-up Rate		3°C/second max	
Time maintained above:	Temperature (T _L)	217°C	
	Time (t _L)	60-150 seconds	
Peak Temperature (T _P)	260 +0/-5°C		
Time within 5 °C of actual Peak t	temperature (t _P)	20-40 seconds	
Ramp-down Rate		6°C/second max	
Time 25 °C to Peak Temperature		8 minutes max	

Note 1: All temperatures refer to topside of the package, measured on the package body surface


Package Dimensions

Outline 23 (SOT-23)



A

1



Notes: XXX-package marking Drawings are not to scale


1


٨

A1

D

Outline 363 (SC-70, 6 Lead)






	DIMENSIONS (mm)		
SYMBOL	MIN.	MAX.	
E	1.15	1.35	
D	1.80	2.25	
HE	1.80	2.40	
Α	0.80	1.10	
A2	0.80	1.00	
A1	0.00	0.10	
e	0.650 BCS		
b	0.15	0.30	
c	0.08	0.25	
L	0.10	0.46	


Package Characteristics


b

Lead Material	Copper (SOT-323/363); Alloy 42 (SOT-23)
Lead Finish	Tin 100% (Lead-free option)
Maximum Soldering Temperature	
Minimum Lead Strength	
Typical Package Inductance	
Typical Package Capacitance	0.08 pF (opposite leads)

Outline SOT-323 (SC-70, 3 Lead)








Notes: XXX-package marking Drawings are not to scale


	C		
	DIMENSIONS (mm)		
SYMBOL	MIN.	MAX.	
Α	0.80	1.00	
A1	0.00	0.10	
В	0.15	0.40	
C	0.08	0.25	
D	1.80	2.25	
E1	1.10	1.40	
e	0.65 typical		
e1	1.30 typical		
E	1.80	2.40	
L	0.26	0.46	

Device Orientation




For Outlines SOT-23, -323







Note: "AB" represents package marking code. "C" represents date code.

Tape Dimensions and Product Orientation For Outline SOT-23






	DESCRIPTION	SYMBOL	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH WIDTH DEPTH PITCH BOTTOM HOLE DIAMETER	A ₀ B ₀ K ₀ P D ₁	$\begin{array}{c} 3.15 \pm 0.10 \\ 2.77 \pm 0.10 \\ 1.22 \pm 0.10 \\ 4.00 \pm 0.10 \\ 1.00 + 0.05 \end{array}$	$\begin{array}{c} 0.124 \pm 0.004 \\ 0.109 \pm 0.004 \\ 0.048 \pm 0.004 \\ 0.157 \pm 0.004 \\ 0.039 \pm 0.002 \end{array}$
PERFORATION	DIAMETER PITCH POSITION	D P ₀ E	1.50 + 0.10 4.00 ± 0.10 1.75 ± 0.10	0.059 + 0.004 0.157 ± 0.004 0.069 ± 0.004
CARRIER TAPE	WIDTH THICKNESS	W t1	$\begin{array}{c} 8.00 \pm 0.30 - 0.10 \\ 0.229 \pm 0.013 \end{array}$	0.315+0.012-0.004 0.009 ± 0.0005
DISTANCE BETWEEN CENTERLINE	CAVITY TO PERFORATION (WIDTH DIRECTION) CAVITY TO PERFORATION (LENGTH DIRECTION)	F P ₂	$\begin{array}{c} 3.50 \pm 0.05 \\ 2.00 \pm 0.05 \end{array}$	$\begin{array}{c} 0.138 \pm 0.002 \\ 0.079 \pm 0.002 \end{array}$



Note: "AB" represents package marking code. "C" represents date code.

Tape Dimensions and Product Orientation

For Outlines SOT-323, -363



	DESCRIPTION	SYMBOL	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH WIDTH DEPTH PITCH BOTTOM HOLE DIAMETER	A ₀ B ₀ K ₀ P D ₁	$\begin{array}{c} 2.40 \pm 0.10 \\ 2.40 \pm 0.10 \\ 1.20 \pm 0.10 \\ 4.00 \pm 0.10 \\ 1.00 + 0.25 \end{array}$	0.014 ± 0.004 0.014 ± 0.004 0.040 ± 0.004 0.151 ± 0.004 0.011 + 0.010
PERFORATION	DIAMETER PITCH POSITION	D P ₀ E	$\begin{array}{l} 1.55 \pm 0.05 \\ 4.00 \pm 0.10 \\ 1.05 \ \pm 0.10 \end{array}$	$\begin{array}{c} 0.01 \ \pm \ 0.002 \\ 0.151 \ \pm \ 0.004 \\ 0.011 \ \pm \ 0.004 \end{array}$
CARRIER TAPE	WIDTH THICKNESS	W t ₁	$\substack{ \texttt{0.00} \ \pm \ \texttt{0.00} \\ \texttt{0.254} \ \pm \ \texttt{0.02} }$	$\begin{array}{c} 0.015 \ \pm \ 0.012 \\ 0.0100 \ \pm \ 0.0000 \end{array}$
COVER TAPE	WIDTH TAPE THICKNESS	C T _t	5.4 ± 0.10 0.012 ± 0.001	$\begin{array}{c} 0.205 \pm 0.004 \\ 0.0025 \pm 0.00004 \end{array}$
DISTANCE	CAVITY TO PERFORATION (WIDTH DIRECTION)	F	0.50 ± 0.05	0.1 ± 0.002
	CAVITY TO PERFORATION (LENGTH DIRECTION)	P ₂	$\textbf{2.00} \pm \textbf{0.05}$	0.0 ± 0.002
ANGLE	FOR SOTI2 (SCI0II LEAD) FOR SOTIII (SCI0II LEAD)	An	0 °C MA0 10°C MA0	

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2013 Avago Technologies. All rights reserved. Obsoletes 5989-4028EN AV02-0293EN - October 21, 2013

