## AFBR-5302Z

## Data Sheet

## Description

The AFBR-5302Z Fibre Channel Transceivers from Avago Technologies provide the system designer with products to implement Fibre Channel designs for use in multimode fiber (MMF) applications. This includes the $25 \mathrm{MB} /$ sec, $25-\mathrm{M} 6-L E-\mathrm{I}$ interface for 1300 nm LED links.

The products are produced in the industry standard 1x9 SIP package style with a duplex SC connector interface as defined in the Fiber Channel ANSI FC-PH standard document.

The AFBR-5302Z is a 1300 nm transceiver specified for use in $266 \mathrm{MBd}, 25 \mathrm{MB} / \mathrm{s}, 25-\mathrm{M} 6-$ LE-I Fibre Channel interfaces to either 62.5/ 125 mm or $50 / 125 \mathrm{~mm}$ multimode fiber-optic cables.


[^0]
## Transmitter Sections

The transmitter section of the AFBR-5302Z utilizes 1300 nm InGaAsP LEDs. These LEDs are packaged in the optical subassembly portion of the transmitter section. They are driven by a custom silicon IC which converts PECL logic signals, into an analog LED drive current.

## Receiver Sections

The receiver section of the AFBR-5302Z utilizes InGaAs PIN photo diodes coupled to a custom silicon transimpedance preamplifier IC.

These are packaged in the optical subassembly portion of the receiver.

These PIN/preamplifier combinations are coupled to a custom quantizer IC which provides the final pulse shaping for the logic output and the Signal Detect function. The Data output is differential. The Signal Detect output is singleended. Both data and signal detect outputs are PECL compatible, ECL referenced (shifted) to a +5 volt power supply.

## Package

The overall package concept for the Avago Technologies Fibre Channel transceiver consists of three basic elements; the two optical subassemblies, an electrical subassembly and the housing with integral duplex SC connector interface. This is illustrated in the block diagram in Figure 1.

The package outline drawing and pin out are shown in Figures 2 and 3. The details of this package outline and pin out are compliant with the multisource definition of the 1 x 9 single in-line package (SIP). The low profile of the Avago Technologies transceiver design complies with the maximum height allowed for the duplex SC connector over the entire length of the package.

The optical subassemblies utilize a high volume assembly process together with low cost lens elements which result in a cost effective building block. The electrical subassembly consists of a high volume multilayer printed circuit board to which the IC chips and various surfacemount passive circuit elements are attached.

The package includes internal shields for the electrical and optical subassemblies to insure high immunity to external EMI fields and low EMI emissions. The outer housing, including the duplex SC connector, is molded of filled non-conductive plastic to provide mechanical strength and electrical isolation. The solder posts are isolated from the circuit design of the transceiver, while they can be connected to a ground plane on the circuit board, doing so will have no impact on circuit performance.

The transceiver is attached to a printed circuit board with the nine signal pins and the two solder posts which exit the bottom of the housing. The two solder posts provide the primary mechanical strength to withstand the loads imposed on the transceiver by mating with the duplex SC connectored fiber cables.

## Application Information

The Applications Engineering group in the Avago Technologies Fiber Optic Products Division is available to assist with the technical understanding and design trade-offs associated with these transceivers. You can contact them through your local Avago Technologiessales representative. The following information is provided to answer some of the most common questions about the use of these parts.

dIMENSIONS ARE IN MILLIMETERS (INCHES).
Figure 2. Package Outline Drawing.

| O 1 $=\mathrm{V}_{\text {EE }}$ | $\bigcirc_{N / C}$ |
| :---: | :---: |
| O 2 = RD |  |
| O $3=\overline{\mathrm{RD}}$ |  |
| O 4=SD |  |
| O $5=V_{\text {cc }}$ |  |
| O $6=V_{C C}$ |  |
| - $7=\overline{\mathrm{TD}}$ |  |
| O $8=T D$ |  |
| O $9=V_{\text {EE }}$ |  |

TOP VIEW
Figure 3. Pinout Diagram.

## Compatibility with Fibre Channel FC-0/1 Chip Sets

The AFBR-5302Z transceivers are compatible with various manufacturers $\mathrm{FC}-0$ and $\mathrm{FC}-1$ integrated circuits. Evaluation boards, which include the Avago Technologies transceivers, are available from these manufacturers. The Applications Engineering group in the Avago Technologies Fiber Optic Products Division is available to assist you with implementation details.

## Transceiver Optical Power Budget vs. Link Length

Optical Power Budget (OPB) is the available optical power for a fiber optic link to accommodate fiber cable losses plus losses due to in-line connectors, splices, optical switches, and to provide margin for link aging and unplanned losses due to cable plant reconfiguration or repair. Figure 4 illustrates the predicted OPB associated with the two transceivers specified in this data sheet at the Beginning of Life (BOL). These curves represent the attenuation and chromatic plus modal dispersion losses associated with the 62.5/125 mm and $50 / 125 \mathrm{~mm}$ fiber cables only. The area under the curves represents the remaining OPB at any link length, which is available for overcoming non-fiber cable losses.

Avago Technologies LED technology has produced 1300 nm LED devices with lower aging characteristics than normally associated with these technologies in the industry. The industry convention is 1.5 dB aging for 1300 nm LEDs. The Avago Technologies LEDs will experience less than 1 dB of aging over normal commercial equipment mission life periods. Contact your Avago Technologies sales representative for additional details.


Figure 4. Optical Power Budget vs. Fiber Optic Cable Length.

Figure 4 was generated with an Avago Technologies fiber optic link model containing the current industry conventions for fiber cable specifications and the Fibre Channel optical parameters. These parameters are reflected in the specified performance of the transceiver in this data sheet. This same model has been used extensively in the ANSI and IEEE committees, including the ANSI X3T9.5 committee, to establish the optical performance requirements for various fiber-optic interface standards. The cable parameters used come from the ISO/IEC JTC1/SC 25/WG3 Generic Cabling for Customer Premises per DIS 11801 document and the EIA/TIA-568-A Commercial Building Telecommunications Cabling Standard per SP-2840.

## Transceiver Signaling Operating Rate Range and BER Performance

For purposes of definition, the symbol rate (Baud), also called signaling rate, is the reciprocal of the symbol time. Data rate (bits/ sec) is the symbol rate divided by the encoding factor used to encode the data (symbols/bit). The specifications in this data sheet have all been measured using the standard Fibre Channel symbol rates of 266 MBd.

The transceivers may be used for other applications at signaling rates different than specified in this data sheet. Depending on the actual signaling rate, there may be some differences in optical power budget to do this. This is primarily caused by a change of receiver sensitivity.

These transceivers can also be used for applications which require different Bit Error Rate (BER) performance. Figure 5 illustrates the typical tradeoff between link BER and the receivers input optical power level.


Figure 5. AFBR-5302Z Bit Error Rate vs. Relative Receiver Input Optical Power.

## Transceiver Jitter Performance

The Avago Technologies 1300 nm transceivers are designed to operate per the system jitter allocations stated in FC-PH Annex A.4.3 and A.4.4. The Avago Technologies 1300 nm transmitters will tolerate the worst case input electrical jitter allowed, without violating the worst case output optical jitter requirements. The Avago Technologies 1300 nm receivers will tolerate the worst case input optical jitter allowed without violating the worst case output electrical jitter allowed.

The jitter specifications stated in the following tables are derived from the values in FC-PH Annex A.4.3 and A.4.4. They represent the worst case jitter contribution that the transceivers are allowed to make to the overall system jitter without violating the allowed allocation. In practice, the typical contribution of the Avago Technologies transceivers is below these maximum allowed amounts.

## Recommended Handling Precautions

Avago Technologies recommends that normal static precautions be taken in handling and assembly of these transceivers to prevent damage and/or degradation which may be induced by electrostatic discharge (ESD). These transceivers are certified as MIL-STD- 883C Method 3015.4 Class 2 devices.

> NOTES:
> THE SPLIT-LOAD TERMINATIONS FOR ECL SIGNALS NEED TO BE LOCATED AT THE INPUT OF DEVICES RECEIVING THOSE ECL SIGNALS. RECOMMEND 4-LAYER PRINTED CIRCUIT BOARD WITH 50 OHM MICROSTRIP SIGNAL PATHS BE USED.
> R1 $=\mathrm{R} 4=\mathrm{R} 6=\mathrm{R} 8=\mathrm{R} 10=130$ ohms.
> $\mathrm{R} 2=\mathrm{R} 3=\mathrm{R} 5=\mathrm{R} 7=\mathrm{R} 9=82$ ohms.
> $\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 5=\mathrm{C} 6=0.1 \mu \mathrm{~F}$.
> $\mathrm{C} 4=10 \mu \mathrm{~F}$.
> $\mathrm{L} 1=\mathrm{L} 2=1 \mu \mathrm{H}$ COIL OR FERRITE INDUCTOR.

Figure 6. Recommended Decoupling and Termination Circuits.

Care should be used to avoid shorting the receiver data or signal detect outputs directly to ground.

## Solder and Wash Process Compatibility

The transceivers are delivered with a protective process plug inserted into the duplex SC connector receptacle. This process plug protects the optical subassemblies during wave solder and aqueous wash processing and acts as a dust cover during shipping.

These transceivers are compatible with industry standard wave and hand solder processes.

## Shipping Container

The transceiver is packaged in a shipping container designed to protect it from mechanical and ESD damage during shipment or storage.

## Board Layout - Decoupling Circuit and Ground Planes

You should take care in the layout of your circuit board to achieve optimum performance from these transceivers. Figure 6 provides a good example of a schematic for a power supply decoupling circuit that works well with these parts. Avago Technologies further recommends that a contiguous ground plane be provided in the circuit board directly under the transceiver to provide a low inductance ground for signal return current. This recommendation is in keeping with good high frequency board layout practices.

## Board Layout - Hole Pattern

The Avago Technologies transceiver complies with the circuit board "Common Transceiver Footprint" hole pattern defined in the original multisource announcement for the 1 x 9 pin package style. This drawing is reproduced in Figure 7 with the addition of ANSI Y14.5M compliant dimensioning to be used as a guide in the mechanical layout of your circuit board.

## Regulatory Compliance

These transceiver products are intended to enable system designers to develop equipment that complies with the various international regulations governing certification of Information Technology Equipment. See the Regulatory Compliance Table for details.

## Electromagnetic Interference (EMI)

Most equipment designs utilizing these highspeed transceivers from Avago Technologies will need to meet the requirements of the FCC in the United States, CENELEC EN55022 (CISPR 22) in Europe and VCCI in Japan. The AFBR5302 Z is suitable for use in designs ranging from a single transceiver in a desktop computer to large quantities of transceivers in a hub, switch or concentrator.

## Electrostatic Discharge (ESD)

There are two design cases in which immunity to ESD damage is important.

The first case is during handling of the transceiver prior to mounting it on the circuit board. You should use normal ESD handling precautions for ESD sensitive devices. These precautions include using grounded wrist straps, work benches, and floor mats in ESD controlled areas.

The second case to consider is static discharges to the exterior of the equipment chassis containing the transceiver parts. To the extent that the transceiver duplex SC connector is exposed to the outside of the equipment chassis, it may be subject to whatever ESD system level test criteria that the equipment is intended to meet.

## Immunity

Equipment utilizing these transceivers will be subject to radiofrequency electromagnetic fields in some environments. These transceivers have a high immunity to such fields (see AN1075, "Testing and Measuring Electromagnetic Compatibility Performance of the HFBR-510X/ 520X Fiber-Optic Transceivers," 5963-3358E).

## Transceiver Reliability and Performance Qualification Data

The 1x9 transceivers have passed Avago Technologies reliability and performance qualification testing and are undergoing ongoing quality monitoring. Details are available from your Avago Technologies sales representative.


Figure 7. Recommended Board Layout Hole Pattern.

Regulatory Compliance Table

| Feature | Test Method | Performance |
| :---: | :---: | :---: |
| Electrostatic Discharge (ESD) to the Electrical Pins | Mil-STD-883C <br> Method 3015.7 | Class 2 (2000 to 3999 Volts) Withstand up to 2200 V applied between electrical pins. |
| Electrostatic Discharge (ESD) to the Duplex SC Receptacle | Variation of IEC 61000-4-2 | Typically withstand at least 25 kV without damage when the Duplex SC Connector Receptacle is contacted by a Human Body Model Probe. |
| Electromagnetic Interference (EMI) | FCC Class B CENELEC EN55022 Class B (CISPR 22B) VCCI Class 2 | Transceivers typically provide a 7 dB margin at 266 MBd to the noted standard limits when tested at a certified test range with the transceiver mounted to a circuit card without a chassis enclosure. |
| Immunity | Variation of IEC 61000-4-3 | Typically show no measurable effect from a $10 \mathrm{~V} / \mathrm{m}$ field swept from 10 to 450 MHz applied to the transceiver when mounted to a circuit card without a chassis enclosure. |
| RoHS Compliance |  | Less than 1000 ppm of cadmium, lead, mercury, hexavalent chromium, polybrominated biphenyls, and polybrominated biphenyl ethers. |



Figure 8. Typical Transmitter Output Optical Spectral Width (FWHM) vs. Transmitter Output Optical Center Wavelength and Rise/Fall Times.

## Ordering Information

The AFBR-5302Z 1300 nm product is available for production orders through the Avago Technologies Component Sales Offices and Authorized Distributors world wide.


Figure 9. AFBR-5302Z, Relative Input Optical Power vs. Eye Sampling Time Position.

## Applications Support Materials

Contact your local Avago Technologies Component Field Sales Office for information on how to obtain Test fixtures for the $1 x 9$ transceivers.

## Absolute Maximum Ratings

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Reference |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -40 |  | 100 | ${ }^{\circ} \mathrm{C}$ |  |
| Lead Soldering Temperature | $\mathrm{T}_{\text {soLD }}$ |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |  |
| Lead Soldering Time | $\mathrm{t}_{\text {soLD }}$ |  | 10 | sec. |  |  |
| Supply Voltage | $\mathrm{V}_{\text {CC }}$ | -0.5 | 7.0 | V |  |  |
| Data Input Voltage | $\mathrm{V}_{1}$ | -0.5 | $\mathrm{~V}_{\text {cc }}$ | V |  |  |
| Differential Input Voltage | $\mathrm{V}_{\mathrm{D}}$ |  | 1.4 | V | Note 1 |  |
| Output Current | $\mathrm{I}_{0}$ |  | 50 | mA |  |  |

Recommended Operating Conditions

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Reference |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Temperature - Ambient | $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.75 |  | 5.25 | V |  |
| Data Input Voltage - Low | $\mathrm{V}_{\mathrm{IL}}-\mathrm{V}_{\mathrm{CC}}$ | -1.810 |  | -1.475 | V |  |
| Data Input Voltage - High | $\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{CC}}$ | -1.165 |  | -0.880 | V |  |
| Data and Signal Detect Output Load | $\mathrm{R}_{\mathrm{L}}$ |  | 50 |  | $\Omega$ | Note 3 |

## Receiver Electrical Characteristics

( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V )

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $\mathrm{I}_{\mathrm{cc}}$ |  | 100 | 165 | mA | Note 15 |
| Power Dissipation | $\mathrm{P}_{\text {DISS }}$ |  | 0.3 | 0.5 | W | Note 16 |
| Data Output Voltage - Low | $\mathrm{V}_{\text {OL }}-\mathrm{V}_{\text {cc }}$ | -1.840 |  | -1.620 | V | Note 17 |
| Data Output Voltage - High | $\mathrm{V}_{\text {OH }}-\mathrm{V}_{\text {CC }}$ | -1.045 |  | -0.880 | V | Note 17 |
| Data Output Rise Time | $\mathrm{t}_{\mathrm{r}}$ | 0.35 |  | 2.2 | ns | Note 18 |
| Data Output Fall Time | $\mathrm{t}_{\mathrm{f}}$ | 0.35 |  | 2.2 | ns | Note 18 |
| Signal Detect Output Voltage - Low | $\mathrm{V}_{\text {OL }}-\mathrm{V}_{\text {cc }}$ | -1.840 |  | -1.620 | V | Note 17 |
| Signal Detect Output Voltage - High | $\mathrm{V}_{\text {OH }}-\mathrm{V}_{\text {CC }}$ | -1.045 |  | -0.880 | V | Note 17 |
| Signal Detect Output Rise Time | $\mathrm{t}_{\mathrm{r}}$ | 0.35 |  | 2.2 | ns | Note 18 |
| Signal Detect Output Fall Time | $\mathrm{t}_{\mathrm{f}}$ | 0.35 |  | 2.2 | ns | Note 18 |
| Signal Detect Assert Time (off to on) | AS_Max | 0 | 55 | 100 | $\mu \mathrm{s}$ | Note 19 |
| Signal Detect Deassert Time (off to on) | ANS_Max | 0 | 110 | 350 | $\mu \mathrm{s}$ | Note 20 |

Transmitter Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V )

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Reference |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply Current | $\mathrm{I}_{\mathrm{CC}}$ |  | 165 | 205 | mA | Note 4 |
| Power Dissipation | $\mathrm{P}_{\mathrm{DISS}}$ |  | 0.86 | 1.1 | W | Note 4 |
| Data Input Current - Low | $\mathrm{I}_{\mathrm{IL}}$ | -350 | 0 |  | $\mu \mathrm{~A}$ |  |
| Data Input Current - High | $\mathrm{I}_{\mathrm{H}}$ | 14 | 350 | $\mu \mathrm{~A}$ |  |  |

Transmitter Optical Characteristics
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V )


Receiver Optical Characteristics
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V )

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Optical Power <br> Minimum at Window Edge | $\mathrm{P}_{\text {in Min. }}$ (W) |  |  | -26 | dBm avg. | Note 11 <br> Figure 9 |
| Input Optical Power Minimum at Eye Center | $\mathrm{P}_{\text {IN Min. }}$ (C) |  |  | -28 | dBm avg. | Note 12 Figure 9 |
| Input Optical Power Maximum | $\mathrm{P}_{\text {In max }}$ | -14 |  |  | dBm avg. | Note 11 |
| Operating Wavelength | $\lambda$ | 1270 |  | 1380 | nm |  |
| Signal Detect - Asserted | $\mathrm{P}_{\mathrm{A}}$ | $\mathrm{P}_{\mathrm{D}}+1.5 \mathrm{~dB}$ |  | -27 | dBm avg. | Note 13, 19 |
| Signal Detect - Deasserted | $\mathrm{P}_{\mathrm{D}}$ | -45 |  |  | dBm avg. | Note 14, 20 |
| Signal Detect - Hysteresis | $P_{A}-P_{D}$ | 1.5 | 2.4 |  | dB |  |

## Receiver Electrical Characteristics

( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V )

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Reference |  |  |  |  |  |
| Deterministic Jitter Contributed by the | DJ |  |  | 0.24 T |  |
| Receiver |  | 0.90 | note 9,11 |  |  |
| Random Jitter Contributed by the | $R J_{c}$ |  | 0.26 T |  |  |
| Receiver |  | 0.97 | ns p-p | Note 10,11 |  |

## Notes:

1. This is the maximum voltage that can be applied across the Differential Transmitter Data Inputs to prevent damage to the input ESD protection circuit.
2. When component testing these products do not short the receiver data or signal detect outputs directly to ground to avoid damage to the part.
3. The outputs are terminated with $50 \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
4. The power supply current needed to operate the transmitter is provided to differential ECL circuitry. This circuitry maintains a nearly constant current flow from the power supply. Constant current operation helps to prevent unwanted electrical noise from being generated and conducted or emitted to neighboring circuitry.
5. These optical power values are measured as follows:

- The Beginning of Life (BOL) to the End of Life (EOL) optical power degradation is typically 1.5 dB per the industry convention for long wavelength LEDs. The actual degradation observed in Avago Technologies' 1300 nm LED products is $<1 \mathrm{~dB}$ as specified in this data sheet
- Over the specified operating voltage and temperature ranges.
- With 25 MBd (12.5 MHz squarewave) input signal.
- At the end of one meter of noted optical fiber with cladding modes removed.
The average power value can be converted to a peak power value by adding 3 dB . Higher output optical power transmitters are available on special request.

6. The Extinction Ratio is a measure of the modulation depth of the optical signal. The data " 0 " output optical power is compared to the data " 1 " peak output optical power and expressed as a percentage. With the transmitter driven by a 12.5 MHz square-wave signal, the average optical power is measured. The data " 1 " peak power is then calculated by adding 3 dB to the measured average optical power. The data " 0 " output optical power is found by measuring the optical power when the transmitter is driven by a logic " 0 " input. The extinction ratio is the ratio of the optical power at the " 0 " level compared to the optical power at the " 1 " level expressed as a percentage or in decibels.
7. This parameter complies with the requirements for the tradeoffs between center wave-length, spectral width, and rise/fall times shown in Figure 8.
8. The optical rise and fall times are measured from $10 \%$ to $90 \%$ when the transmitter is driven by a 25 MBd ( 12.5 MHz square-wave) input signal. This parameter complies with the requirements for the tradeoffs between center wavelength, spectral width, and rise/fall times shown in Figure 8.
9. Deterministic Jitter is defined as the combination of Duty Cycle Distortion and Data Dependent Jitter. Deterministic Jitter is measured with a test pattern consisting of repeating K28.5 (00111110101100000101) data bytes and evaluated per the method in FC-PH Annex A.4.3.
10. Random Jitter is specified with a sequence of $K 28.7$ (square wave of alternating 5 ones and 5 zeros) data bytes and evaluated at a Bit Error Ratio (BER) of $1 \times 10-12$ per the method in FC-PH Annex A.4.4.
11. This specification is intended to indicate the performance of the receiver section of the transceiver when Input Optical Power signal characteristics are present per the following definitions. The Input Optical Power dynamic range from the minimum level (with a window time-width) to the maximum level is the range over which the receiver is specified to provide output data with a Bit Error Rate (BER) better than or equal to $1 \times 10-12$.

- At the Beginning of Life (BOL)
- Over the specified operating temperature and voltage ranges.
- Input is a $266 \mathrm{MBd}, 2 \mathrm{E7}-1$ psuedorandom data pattern
- Receiver data window time-width is $\pm 0.94 \mathrm{~ns}$ or greater and centered at mid-symbol. This data window time width is calculated to simulate the effect of worst case input jitter per FC-PH Annex $J$ and clock recovery sampling position in order to insure good operation with the various $\mathrm{FC}-0$ receiver circuits.
- The integral transmitter is operating with a 266 MBd square-wave, input signal to simulate any cross-talk present between the transmitter and receiver sections of the transceiver.
- The maximum total jitter added by the receiver and the maximum total jitter presented to the clock recovery circuit comply with the maximum limits listed in Annex $J$, but the allocations of the $R x$ added jitter between deterministic jitter and random jitter are different than in Annex J.

12. All conditions of Note 11 apply except that the measurement is made at the center of the symbol with no window time-width.
13. This value is measured during the transition from low to high levels of input optical power.
14. This value is measured during the transition from high to low levels of input optical power.
15. These values are measured with the outputs terminated into $50 \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ and an input optical power level of -14 dBm average.
16. The power dissipation value is the power dissipated in the receiver itself. Power dissipation is calculated as the sum of the products of supply voltage and supply current, minus the sum of the products of the output voltages and currents.
17. These values are measured with respect to $\mathrm{V}_{\mathrm{CC}}$ with the output terminated into $50 \Omega$ connected to $\mathrm{V}_{\text {CC }}-2 \mathrm{~V}$.
18. The output rise and fall times are measured between $20 \%$ and $80 \%$ levels with the output connected to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ through $50 \Omega$.
19. The Signal Detect output shall be asserted within $100 \mu$ s after a step increase of the Input Optical Power.
20. Signal detect output shall be deasserted within $350 \mu$ s after a step decrease in the Input Optical Power.

[^0]:    Figure 1. Block Diagram.

