
ADNS-7010 Gaming Laser Mouse Sensor

Data Sheet





Description

The Avago Technologies ADNS-7010 sensor along with the ADNS-6120 or ADNS-6130-001 lens, ADNS-6230-001 clip and ADNV-6340 laser diode form a complete and compact laser mouse tracking system. It is the laser illuminated gaming mouse system enabled for high performance navigation. Driven by Avago's LaserStream Technology, it can operate on many surfaces that prove difficult for traditional LED-based optical navigation. It's high performance architecture is capable of sensing high-speed mouse motion - with resolution up to 1600 counts per inch, velocities up to max of 35 inches per second and acceleration up to 8g. This sensor is powered for the high sensitive user.

There is no moving part in the complete assembly for ADNS-7010 laser mouse system, thus it is high reliability and less maintenance for the end user. In additional, precision optical alignment is not required, facilitating high volume assembly.

Theory of Operation

The ADNS-7010 is based on LaserStream technology, which measures changes in position by optically acquiring sequential images (frames) and mathematically determining the direction and magnitude of movement.

ADNS-7010 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a four wire serial port. The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the Δx and Δy relative displacement values.

An external microcontroller reads the Δx and Δy information from the sensor serial port. The microcontroller then translates the data into PS2 or USB signals before sending them to the host PC or game console.

Features


- High speed motion detection up to max of 35ips and 8g
- LaserStream architecture for greatly improved optical navigation technology
- Programmable frame rate over 6700 frames per second
- SmartSpeed self-adjusting frame rate for optimum performance
- Serial port burst mode for fast data transfer
- 400/800/1200/1600cpi selectable resolution
- Single 3.3 volts power supply
- Four-wire serial port along with Power Down and Reset pins
- Laser fault detect circuitry on-chip

Applications


- Laser mice for game consoles and computer games
- Laser mice for desktop PC's, Workstations, and portable PC's
- Laser trackballs
- Integrated input devices

Pinout

Pin	Name	Description
1	NCS	Chip select (active low input)
2	MISO	Serial data output (Master In/Slave Out)
3	SCLK	Serial clock input
4	MOSI	Serial data input (Master Out/Slave In)
5	NC	No Connection
6	RESET	Reset input
7	NPD	Power down (active low input)
8	OSC_OUT	Oscillator output
9	GUARD	Oscillator GND for PCB guard (optional)
10	OSC_IN	Oscillator input
11	REFC	Reference capacitor
12	REFB	Reference capacitor
13	R _{BIN}	Binning Resistor to set XY_LASER current
14	XY_LASER	LASER current output
15	NC	No Connection
16	V _{DD3}	Supply voltage
17	GND	Ground
18	V _{DD3}	Supply voltage
19	GND	Ground
20	LASER_ NEN	Laser enable (active low)








Notes:

- 1. Dimensions in millimeters (inches).
- 2. Dimensional tolerance: ±0.1 mm.
- 3. Coplanarity of leads: 0.1 mm.
- 4. Lead pitch tolerance: ± 0.15 mm.
- 5. Cummulative pitch tolerance: ± 0.15 mm.
- 6. Angular tolerance: ± 3.0°.
- 7. Maximum flash + 0.2 mm.
- 8. Chamfer (25° \times 2) on the taper side of the lead.

Figure 2. Package outline drawing

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Overview of Laser Mouse Sensor Assembly





2D Assembly Drawing of ADNS-7010, PCBs and Base Plate




Figure 4. Exploded view drawing

Shown with ADNS-6120 Laser Mouse Lens, ADNS-6230-001 VCSEL Assembly Clip and ADNV-6340 VCSEL. The components interlock as they are mounted onto defined features on the base plate.


The ADNS-7010 laser mouse sensor is designed for mounting on a through-hole PCB, looking down. There is an aperture stop and features on the package that align to the lens.

The ADNV-6340 VCSEL provides a laser diode with a single longitudinal and a single transverse mode. It is particularly suited as lower power consumption and highly coherent replacement of LEDs. It also provides wider operation range while still remaining within single-mode, reliable operating conditions.

The ADNS-6120 or ADNS-6130-001 Laser Mouse Lens is designed for use with ADNS-7010 sensor and the illumination subsystem provided by the assembly clip and the VCSEL. Together with the VCSEL, the ADNS-6120 or ADNS-6130-001 lens provides the directed illumination and optical imaging necessary for proper operation of the Laser Mouse Sensor. ADNS-6120 and ADNS-6130-001 are precision molded optical component and should be handled with care to avoid scratching of the optical surfaces. ADNS-6120 also has a large round flange to provide a long creepage path for any ESD events that occur at the opening of the base plate.

The ADNS-6230-001 VCSEL Assembly Clip is designed to provide mechanical coupling of the ADNV-6340 VCSEL to the ADNS-6120 or ADNS-6130-001lens. This coupling is essential to achieve the proper illumination alignment required for the sensor to operate on a wide variety of surfaces.

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.



Dimensions in millimeters / inches

Figure 5. Recommended PCB mechanical cutouts and spacing

Assembly Recommendation

- 1. Insert the sensor and all other electrical components into the application PCB (main PCB board and VCSEL PCB board).
- 2. Wave Solder the entire assembly in a no-wash solder process utilizing a solder fixture. The solder fixture is needed to protect the sensor during the solder process. It also sets the correct sensor-to -PCB distance, as the lead shoulders do not normally rest on the PCB surface. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 3. Place the lens onto the base plate.
- 4. Remove the protective kapton tape from the optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture.

- 5. Insert the PCB assembly over the lens onto the base plate. The sensor aperture ring should self-align to the lens. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 6. Remove the protective kapton tape from the VCSEL.
- 7. Insert the VCSEL assembly into the lens.
- 8. Slide the clip in place until it latches. This locks the VCSEL and lens together.
- Install the mouse top case. There must be a feature in the top case (or other area) to press down onto the sensor to ensure the sensor and lens are interlocked to the correct vertical height.

Design considerations for improving ESD Performance

Typical Distance

Creepage


Clearance

For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction as per the Avago supplied IGES file for ADNS-6120 round lens.

Millimeters

12.0

2.1



The lens flange can be sealed (i.e. glued) to the base plate. Note that the lens material is polycarbonate and therefore, cyanoacrylate based adhesives or other




Figure 7. Schematic Diagram for 3-Button Scroll Wheel USB PS/2 Mouse

Laser Bin Table

Bin Number	R _{bin} Resistor Value (kohm)
2A	18.7
3A	12.7

Notes

- Caps for pins 11, 12, 16 and 18 MUST have trace lengths LESS than 5 mm on each side.
- Pins 16 and 18 caps MUST use pin 17 GND.
- Pin 9, if used, should not be connected to PCB GND to reduce potential RF emissions.
- The 0.1 µF caps must be ceramic.
- Caps should have less than 5 nH of self inductance.
- Caps should have less than 0.2 Ω ESR.
- NC pins should not be connected to any traces.
- Surface mount parts are recommended.
- Care must be taken when interfacing a 5V microcontroller to the ADNS-7010. Serial port inputs on the sensor should be connected to open-drain outputs from the microcontroller or use an active drive level shifter. NPD and RESET should be connected to 5V microcontroller outputs through a resistor divider or other level shifting technique.
- V_{DD3} and GND should have low impedance connections to the power supply.
- Because the R_{BIN} pin sets the XY_LASER current, the following PC board layout practices should be followed to reduce the chance of uncontrolled laser drive current caused from a leakage path between R_{BIN} and ground. One hypothetical source of such a leakage path is PC board contamination due to a liquid, such as a soft drink, being deposited on the printed circuit board.
- The R_{BIN} resistor should be located close to the sensor pin 13. The traces between the resistor and the sensor should be short.
- The pin 13 solder pad and all exposed conductors connected to pin 13 should be surrounded by a guard trace connected to V_{DD3} and devoid of solder mask.
- The pin 13 solder pad, the traces connected to pin 13, and the R_{BIN} resistor should be covered with a conformal coating.
- The R_{BIN} resistor should be a thru-hole style to increase the distance between its terminals. This does not apply if a conformal coating is used.




Figure 8. Block diagram of ADNS-7010 optical mouse sensor

External PROM

The ADNS-7010 must operate from externally loaded programming. This architecture enables immediate adoption of new features and improved performance algorithms. The external program is supplied by Avago as a file, which may be burned into a programmable device. The example application shown in this document uses an EEPROM to store and load the external program memory. A micro-controller with sufficient memory may be used instead. On power-up and reset, the ADNS-7010 program is downloaded into volatile memory using the burst-mode procedure described in the Synchronous Serial Port section. The program size is 1986 x 8 bits.

LASER Drive Mode

The LASER has 2 modes of operation: DC and Shutter. In DC mode, the LASER is on at all times the chip is powered except when in the power down mode via the NPD pin. In shutter mode the LASER is on only during the portion of the frame that light is required. The LASER mode is set by the LASER_MODE bit in the Configuration_bits register. For optimum product lifetime, Avago recommends the default Shutter mode setting (except for calibration and test).

Eye Safety

The ADNS-7010 and the associated components in the schematic of Figure 7 are intended to comply with Class 1 Eye Safety Requirements of IEC 60825-1. Avago Technologies suggests that manufacturers perform testing to verify eye safety on each mouse. It is also recommended to review possible single fault mechanisms beyond those described below in the section "Single Fault Detection".

Under normal conditions, the ADNS-7010 generates the drive current for the laser diode (ADNV-6340). In order to stay below the Class 1 power requirements, resistor R_{bin} must be set at least as high as the value in the bin table of Figure 7, based on the bin number of the laser diode and LP_CFG0 and LP_CFG1 must be programmed to appropriate values. Avago recommends using the exact R_{bin} value specified in the bin table to ensure sufficient laser power for navigation. The system comprised of the ADNS-7010 and ADNV-6340 is designed to maintain the output beam power within Class 1 requirements over component manufacturing tolerances and the recommended temperature range when adjusted per the procedure below and when implemented as shown in the recommended application circuit of Figure 7. For more information, please refer to Application Note AN5088 on the eye safety calculation.

LASER Power Adjustment Procedure

- 1. The ambient temperature should be $25^{\circ}C + -5^{\circ}C$.
- 2. Set V_{DD3} to its permanent value.
- 3. Ensure that the laser drive is at 100% duty cycle.
- 4. Program the LP_CFG0 and LP_CFG1 registers to achieve an output power as close to 506uW as possible without exceeding it.

Good engineering practices should be used to guarantee performance, reliability and safety for the product design. Avago has additional information and detail, such as firmware practices, PCB layout suggestions, and manufacturing procedures and specifications that could be provided.

LASER Output Power

The laser beam output power as measured at the navigation surface plane is specified below. The following conditions apply:

- 1. The system is adjusted according to the above procedure.
- 2. The system is operated within the recommended operating temperature range.
- 3. The V_{DD3} value is no greater than 50mV above its value at the time of adjustment.
- 4. No allowance for optical power meter accuracy is assumed.

Disabling the LASER

LASER_NEN is connected to the base of a PNP transistor which when ON connects V_{DD3} to the LASER. In normal operation, LASER_NEN is low. In the case of a fault condition (ground at XY_LASER or R_{BIN}), LASER_NEN goes high to turn the transistor off and disconnect V_{DD3} from the LASER.

Single Fault Detection

ADNS-7010 is able to detect a short circuit, or fault, condition at the R_{BIN} and XY_LASER pins, which could lead to excessive laser power output. A low resistance path to ground on either of these pins will trigger the fault detection circuit, which will turn off the laser drive current source and set the LASER_NEN output high. When used in combination with external components as shown in the block diagram below, the system will prevent excess laser power for a single short to ground at R_{BIN} or XY_LASER by shutting off the laser. Refer to the PC board layout notes for recommendations to reduce the chance of high resistance paths to ground existing due to PC board contamination.

In addition to the continuous fault detection described above, an additional test is executed automatically whenever the LP_CFG0 register is written to. This test will check for a short to ground on the XY_LASER pin, a short to V_{DD3} on the XY_LASER pin, and will test the fault detection circuit on the XY_LASER pin.

Parameter	Symbol	Minimum	Maximum	Units	Notes
Laser output power	LOP		716	μW	Per conditions above




Figure 9. Single Fault Detection and Eye-safety Feature Block Diagram

Regulatory Requirements

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago recommendations.
- UL flammability level UL94 V-0.

Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	Ts	-40	85	°C	
Operating Temperature	T _A	-15	55	°C	
Lead Solder Temp			260	°C	For 10 seconds, 1.6mm below seating plane.
Supply Voltage	V _{DD3}	-0.5	3.7	V	
ESD			2	kV	All pins, human body model MIL 883 Method 3015
Input Voltage	V _{IN}	-0.5	V _{DD3} +0.5	V	NPD, NCS, MOSI, SCLK, RESET, OSC_IN, OSC_OUT, REFC, R _{BIN}
Output current	IOUT		7	mA	MISO, LASER_NEN
Input Current	I _{IN}		15	mA	XY_LASER current with RBIN 12.7KΩ LP-CFG0 = 0x00; LP_CFG1 = 0xFF

Recommended Operating Conditions

Operating Temperature T_A 040 $^{\circ}C$ Power supply voltage V_{DD3} 3.103.303.60VoltsPower supply rise time V_{RT} 1 μs Supply noise (Sinusoidal) V_{NB} 30 80mV p 80Oscillator Frequency f_{CLK} 232425MHz 500Serial Port Clock Frequency f_{SCLK} Γ_{SCLK} 2 500 MHz 500 MHz 500Resonator Impedance X_{RES} 55 Ω	0 to 3.0V
Power supply rise time V _{RT} 1 μs Supply noise (Sinusoidal) V _{NB} 30 80 mV p Oscillator Frequency f _{CLK} 23 24 25 MHz Serial Port Clock Frequency f _{SCLK} 23 24 25 MHz Resonator Impedance X _{RES} 55 Ω	0 to 3.0V -p 10kHz- 300KHZ
Supply noise (Sinusoidal)VNB30 80mV p 80Oscillator FrequencyfCLK232425MHz 500Serial Port Clock FrequencyfSCLK2 SCLKMHz 500KHzResonator ImpedanceXRES55Ω	-p 10kHz- 300KHZ
(Sinusoidal) 80 Oscillator Frequency f _{CLK} 23 24 25 MHz Serial Port Clock Frequency f _{SCLK} 2 MHz Resonator Impedance X _{RES} 55 Ω	P
Serial Port Clock Frequencyf_{SCLK}2MHz500kHzResonator ImpedanceX_RES55Ω	5001012 5010112
Resonator Impedance X _{RES} 55 Ω	Set by ceramic resonator
	Active drive, 50% duty cycle Open drain drive with pull-ups on, 50 pF load
Distance from lens reference 7 218 240 262 mm	
plane to surface	Results in +/- 0.22 mm minimum DOF, see Figure 10
Speed S 20 35 in/sec	c Max limit is based on these surfaces : White Paper, Photo Paper, White Formica, Black Formice, Spruce/White Pine
Acceleration A 8 G	
Frame Rate FR 500 6700 Fram secor	
Resistor value for LASER Drive R_{bin} See Laser Bin Table in Figure 7 $k\Omega$ Current set	ADNV-6340 VCSEL
Voltage at XY_LASER V _{XY_LASER} 0.7 V _{DD3} V	




Figure 10. Distance from lens reference plane to surface

AC Electrical Specifications


Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V_{DD3}=3.3V, fclk=24MHz.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
VDD to RESET	t _{OP}			250	μs	From VDD = 3.0V to RESET sampled
Data delay after RESET	tpu-reset			180	ms	From RESET falling edge to valid motion data at 923 fps and shutter bound 20k.
Input delay after reset	t _{IN-RST}			550	μs	From RESET falling edge to inputs active (NPD, MOSI, NCS, SCLK)
Power Down	t _{PD}			600	μs	From NPD falling edge to initiate the power down cycle at 500fps ($t_{PD} = 1$ frame period + 100µs)
Wake from NPD	tpupd		t _{COMPUTE}	75	ms	From NPD rising edge to valid motion data at 923 fps and shutter bound 8610. Max assumes surface change while NPD is low
Data delay after NPD	t _{COMPUTE}			3.1	ms	From NPD rising edge to all registers contair data from new images at 923fps (See Figure 11).
RESET pulse width	t _{PW-RESET}	10			μs	
MISO rise time	t _{r-MISO}		40	200	ns	CL = 50pF
MISO fall time	t _{f-MISO}		40	200	ns	CL = 50pF
MISO delay after SCLK	t _{DLY-MISO}			120	ns	From SCLK falling edge to MISO data valid, no load conditions
MISO hold time	t _{hold-MISO}	250			ns	Data held until next falling SCLK edge
MOSI hold time	thold-MOSI	200			ns	Amount of time data is valid after SCLK rising edge
MOSI setup time	t _{setup} -MOSI	120			ns	From data valid to SCLK rising edge
SPI time between write commands	t _{SWW}	50			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte.
SPI time between write and read commands	t _{SWR}	50			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte.
SPI time between read and subsequent commands	t _{SRW} t _{SRR}	250			ns	From rising SCLK for last bit of the first data byte, to falling SCLK for first bit of the second address byte.
SPI read address-data delay	t _{SRAD}	50			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. All registers except Motion & Motion_Burst
SPI motion read address-data delay	t _{SRAD-MOT}	75			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. Applies to 0x02 Motion, and 0x50 Motion_Burst, registers
NCS to SCLK active	t _{NCS-SCLK}	120			ns	From NCS falling edge to first SCLK rising edge
SCLK to NCS inactive	t _{SCLK-NCS}	120			ns	From last SCLK falling edge to NCS rising edge, for valid MISO data transfer
NCS to MISO high-Z	t _{NCS-MISO}			250	ns	From NCS rising edge to MISO high-Z state
PROM download and frame capture byte-to-byte delay	t _{LOAD}	10			μs	(See Figure 24 and 25)
NCS to burst mode exit	t _{BEXIT}	4			μs	Time NCS must be held high to exit burst mode
Transient Supply Current	I _{DDT}			68	mA	Max supply current during a V_{DD3} ramp from 0 to 3.67 V

DC Electrical Specifications

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V_{DD3}=3.3 V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
DC Supply Current	I _{DD_AVG}			52	mA	DC average at 6700 fps. No DC load on XY_LASER, MISO.
Power Down Supply Current	I _{DDPD}		5	90	μΑ	NPD=GND; SCLK, MOSI, NCS=GND or V _{DD3} ; RESET=V _{DD3}
Input Low Voltage	V _{IL}			0.8	V	SCLK, MOSI, NPD, NCS, RESET
Input High Voltage	V _{IH}	0.7 * V _{DD3}			V	SCLK, MOSI, NPD, NCS, RESET
Input hysteresis	V_{I_HYS}		200		mV	SCLK, MOSI, NPD, NCS, RESET
Input current, pull-up disabled	I _{IH_DPU}		0	±10	μΑ	Vin = 0.8*V _{DD3} , SCLK, MOSI, NCS
Input current, CMOS inputs	IIH		0	±10	μΑ	NPD, RESET, Vin=0.8*V _{DD3}
Output current, pulled-up inputs	I _{OH_PU}	150	300	600	μΑ	Vin = 0.2V, SCLK, MOSI, NCS; See bit 2 in Extended_Config register
XY_LASER Current	I _{LAS}		146/R _{bin}		A	V _{XY_LASER} >= 0.7 V LP_CFG0 = 0x00, LP_CFG1 = 0xFF
XY_LASER Current (fault mode)	I _{LAS}			500	μΑ	R _{bin} < 50 Ohms, or V _{XY_LASER} <0.2V
Output Low Voltage, MISO, LASER_NEN	V _{OL}			0.6	V	lout=2mA, MISO lout= 1mA, LASER_NEN
Output High Voltage, MISO, LASER_NEN	V _{OH}	0.8*V _{DD3}			V	lout=-2mA, MISO lout= -0.5mA, LASER_NEN
XY_LASER Current (no R _{BIN})	I _{LAS_NRB}			1	mA	R _{bin} = open





Typical Performance Characteristics





Figure 12. Mean Resolution vs. Z (at 1600cpi setting)



Relationship of mouse count to distance = m (mouse count) / n (cpi)

Figure 13. Average error vs. Z




Figure 14. Average Supply Current vs. Frame Rate




Figure 15. Wavelength Responsivity

Synchronous Serial Port

The synchronous serial port is used to set and read parameters in the ADNS-7010, and to read out the motion information. The serial port is also used to load PROM data into the ADNS-7010.

The port is a four wire port. The host micro-controller always initiates communication; the ADNS-7010 never initiates data transfers. The serial port cannot be activated while the chip is in power down mode (NPD low) or reset (RESET high). SCLK, MOSI, and NCS may be driven directly by a 3.3V output from a micro-controller, or they may be driven by an open drain configuration by enabling on-chip pull-up current sources. The open drain drive allows the use of a 5V micro-controller without any level shifting components. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port are:

- SCLK: Clock input. It is always generated by the master (the micro-controller.)
- MOSI: Input data. (Master Out/Slave In)
- MISO: Output data. (Master In/Slave Out)
- NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

Chip Select Operation

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions including PROM download. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

Write Operation

Write operation, defined as data going from the micro-controller to the ADNS-7010, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADNS-7010 reads MOSI on rising edges of SCLK.




Figure 16. Write Operation




Figure 17. MOSI Setup and Hold Time

Read Operation

A read operation, defined as data going from the ADNS-7010 to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-7010 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.




Figure 18. Read Operation




Figure 19. MISO Delay and Hold Time

NOTE: The 250 ns minimum high state of SCLK is also the minimum MISO data hold time of the ADNS-7010. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-7010 will hold the state of data on MISO until the falling edge of SCLK.

Required timing between Read and Write Commands (tsxx)

There are minimum timing requirements between read and write commands on the serial port.




Figure 20. Timing between two write commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the 50 microsecond required delay, then the first write command may not complete correctly.




Figure 21. Timing between write and read commands

If the rising edge of SCLK for the last address bit of the read command occurs before the 50 microsecond required delay, the write command may not complete correctly.




Figure 22. Timing between read and either write or subsequent read commands

The falling edge of SCLK for the first address bit of either the read or write command must be at least 250 ns after the last SCLK rising edge of the last data bit of the previous read operation. In addition, during a read operation SCLK should be delayed after the last address data bit to ensure that the ADNS-7010 has time to prepare the requested data.

Burst Mode Operation

Burst mode is a special serial port operation mode which may be used to reduce the serial transaction time for three predefined operations: motion read and PROM download and frame capture. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Motion Read

Reading the Motion_Burst register activates this mode. The ADNS-7010 will respond with the contents of the Motion, Delta_X, Delta_Y, SQUAL, Shutter_Upper, Shutter_Lower and Maximum_Pixel registers in that order. After sending the register address, the micro-controller must wait $t_{SRAD-MOT}$ and then begin reading data. All 64 data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at east t_{BEXIT} to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.




Figure 23. Motion burst timing.

PROM Download

This function is used to load the Avago-supplied firmware file contents into the ADNS-7010. The firmware file is an ASCII text file with each 2-character byte on a single line.


The following steps activate this mode:

- 1. Perform hardware reset by toggling the RESET pin
- 2. Write 0x1D to register 0x14 (SROM_Enable register)
- 3. Wait at least 1 frame period
- 4. Write 0x18 to register 0x14 (SROM_Enable register)
- 5. Begin burst mode write of data file to register 0x60 (SROM_Load register)

After the first data byte is complete, the PROM or micro-controller must write subsequent bytes by presenting the data on the MOSI line and driving SCLK at the normal rate. A delay of at least t_{LOAD} must exist between data bytes as shown. After the download is complete, the micro-controller must raise the NCS line for at least t_{BEXIT} to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Avago recommends reading the SROM_ID register to verify that the download was successful. In addition, a self-test may be executed, which performs a CRC on the SROM contents and reports the results in a register. The test is initiated by writing a particular value to the SROM_Enable register; the result is placed in the Data_Out register. See those register descriptions for more details.

Avago provides the data file for download; the file size is 1986 data bytes. The chip will ignore any additional bytes written to the SROM_Load register after the SROM file.






Frame Capture

This is a fast way to download a full array of pixel values from a single frame. This mode disables navigation and overwrites any downloaded firmware. A hardware reset is required to restore navigation, and the firmware must be reloaded.

To trigger the capture, write to the Frame_Capture register. The next available complete 1 2/3 frames (1536 values) will be stored to memory. The data are retrieved by reading the Pixel_Burst register once using the normal read method, after which the remaining bytes are clocked out by driving SCLK at the normal rate. The byte time must be at least t_{LOAD} . If the Pixel_Burst register is read before the data is ready, it will return all zeros.

To read a single frame, read a total of 900 bytes. The next 636 bytes will be approximately 2/3 of the next frame. The first pixel of the first frame (1st read) has bit 6 set to 1 as a start-of-frame marker. The first pixel of the second partial frame (901st read) will also have bit 6 set to 1. All other bytes have bit 6 set to zero. The MSB of all bytes is set to 1. If the Pixel_Burst register is read past the end of the data (1537 reads and on), the data returned will be zeros. Pixel data is in the lower six bits of each byte.

After the download is complete, the micro-controller must raise the NCS line for at least t_{BEXIT} to terminate burst mode. The read may be aborted at any time by raising NCS. Alternatively, the frame data can also be read one byte at a time from the Frame_Capture register. See the register description for more information.



Notes:

1. MSB = 1 for all bytes. Bit 6 = 0 for all bytes except pixel 0 of both frames which has bit 6 = 1 for use as a frame marker.

2. Reading beyond pixel 899 will return the first pixel of the second partial frame.

3. $t_{CAPTURE} = 10 \ \mu s + 3$ frame periods.

4. This figure illustrates reading a single complete frame of 900 pixels. An additional 636 pixels from the next frame are available.

Figure 25. Frame capture burst mode timing

The pixel output order as related to the surface is shown below.




Figure 26. Pixel address map of navigation surface image (Sensor looking at the navigation surface through the ADNS-6120 lens from the top of mouse)

Error detection and recovery

- 1. The ADNS-7010 and the micro-controller might get out of synchronization due to ESD events, power supply droops or micro-controller firmware flaws. In such a case, the micro-controller should pulse NCS high for at least 1µs. The ADNS-7010 will reset the serial port (but not the control registers) and will be prepared for the beginning of a new transmission after the normal transaction delay.
- 2. Invalid addresses: Writing to an invalid address will have no effect. Reading from an invalid address will return all zeros.
- 3. Termination of a transmission by the micro-controller may sometimes be required (for example, due to a USB suspend interrupt during a read operation). To accomplish this, the micro-controller should raise NCS. The ADNS-7010 will not write to any register and will reset the serial port (but not the control registers) and be prepared for the beginning of future transmissions after NCS goes low. The normal delays between reads or writes (t_{SWW}, t_{SWR}, t_{SRAD}, t_{SRAD-mot}) are still required after aborted transmissions.

- 4. The micro-controller can verify success of write operations by issuing a read command to the same address and comparing written data to read data.
- 5. The micro-controller can verify the synchronization of the serial port by periodically reading the product ID and inverse product ID registers.
- 6. The microcontroller can read the SROM_ID register to verify that the sensor is running downloaded PROM code. ESD or similar noise events may cause the sensor to revert to native ROM execution. If this should happen, pulse RESET and reload the SROM code.

Notes on Power-up and the serial port

Reset Circuit

The ADNS-7010 does not perform an internal power up self-reset; the reset pin must be raised and lowered to reset the chip. This should be done every time power is applied. During power-up there will be a period of time after the power supply is high but before any clocks are available. The table below shows the state of the various pins during power-up and reset when the RESET pin is driven high by a micro-controller.

Pin	Before Reset	During Reset	After Reset
SPI pull- ups	undefined	off	on (default)
NCS	hi-Z control functional	hi-Z control functional	functional
MISO	driven or hi-Z (per NCS)	driven or hi-Z (per NCS)	low or hi-Z (per NCS)
SCLK	undefined	ignored	functional
MOSI	undefined	ignored	functional
XY_LASER	undefined	hi-Z	functional
RESET	functional	high (exter- nally driven)	functional
NPD	undefined	ignored	functional
LASER_ NEN	undefined	high (off)	functional

State of Signal Pins After VDD is Valid

Power Down Circuit

The following table lists the pin states during power down.

State of Signal Pins During Power Down

NPD low	After wake from PD
off	pre-PD state
hi-Z control func- tional	functional
low or hi-Z (per NCS)	pre-PD state or hi-Z
ignored	functional
ignored	functional
high (off)	functional
functional	functional
low (driven exter- nally)	functional
V _{DD3}	REFC
low	OSC_IN
high	OSC_OUT
high (off)	functional
	off hi-Z control func- tional low or hi-Z (per NCS) ignored ignored high (off) functional low (driven exter- nally) V _{DD3} low high

The chip is put into the power down (PD) mode by lowering the NPD input. When in PD mode, the oscillator is stopped but all register contents are retained. To achieve the lowest current state, all inputs must be held externally within 200mV of a rail, either ground or V_{DD3}. The chip outputs are driven low or hi-Z during PD to prevent current consumption by an external load.

Registers

The ADNS-7010 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register	Read/Write	Default Value
0x00	Product_ID	R	0x1C
0x01	Revision_ID	R	0x20
0x02	Motion	R	0x20
0x03	Delta_X	R	0x00
0x04	Delta_Y	R	0x00
0x05	SQUAL	R	0x00
0x06	Pixel_Sum	R	0x00
0x07	Maximum_Pixel	R	0x00
0x08-0x09	Reserved		
0x0a	Configuration_bits	R/W	0x49
0x0b	Extended_Config	R/W	0x08
0x0c	Data_Out_Lower	R	Any
0x0d	Data_Out_Upper	R	Any
0x0e	Shutter_Lower	R	0x85
0x0f	Shutter_Upper	R	0x00
0x10	Frame_Period_Lower	R	Any
0x11	Frame_Period_Upper	R	Any
0x12	Motion_Clear	W	Any
0x13	Frame_Capture	R/W	0x00
0x14	SROM_Enable	W	0x00
0x15	Reserved		
0x16	Configuration II	R/W	0x34
0x17-0x18	Reserved		
0x19	Frame_Period_Max_Bound Lower	R/W	0x90
0x1a	Frame_Period_Max_Bound_Upper	R/W	0x65
0x1b	Frame_Period_Min_Bound_Lower	R/W	0x7E
0x1c	Frame_Period_Min_Bound_Upper	R/W	0x0E
0x1d	Shutter_Max_Bound_Lower	R/W	0x20
0x1e	Shutter_Max_Bound_Upper	R/W	0x4E
0x1f	SROM_ID	R	Version dependent
0x20-0x2b	Reserved		
0x2c	LP_CFG0	R/W	0x7F
0x2d	LP_CFG1	R/W	0x80
0x2e-0x3c	Reserved		
0x3d	Observation	R/W	0x80
0x3e	Reserved		
0x3f	Inverse Product ID	R	0xE3
0x40	Pixel_Burst	R	0x00
0x50	Motion_Burst	R	0x00
0x60	SROM_Load	W	

Product_ID		Address: 0x0	00								
Access: Read		Default Value: 0x1C									
	Bit	7	6	5	4	3	2	1	0		
	Field	PID ₇	PID ₆	PID ₅	PID ₄	PID ₃	PID ₂	PID ₁	PID ₀		
Data Type:		8-Bit unsign	ed integer								
		register doe tional.	s not chang	ie; it can be	used to ver	ify that the	serial comn	nunications	link is func		
Revision_ID		Address: 0x0)1								
Access: Read		Default Value: 0x20									
Access. Accu		Default valu									
Access. Acad	Bit	7	6	5	4	3	2	1	0		
Access. Acad	Bit Field		6 RID ₆	5 RID ₅	4 RID ₄	3 RID ₃	2 RID ₂	1 RID ₁	0 RID ₀		
Data Type:		7	RID ₆			-		· ·			
		7 RID ₇	RID ₆	RID ₅	RID ₄	RID ₃	RID ₂	RID ₁	RID ₀		

Motion

Address: 0x02

Bit field.

Access: Read

Default Value: 0x20

Bit	7	6	5	4	3	2	1	0
Field	MOT	Reserved	LP_Valid	OVF	Reserved	RES1	Fault	RES0

Data Type:

Usage:

Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If so, then the user should read registers 0x03 and 0x04 to get the accumulated motion. It also tells if the motion buffers have overflowed, if fault is detected and the current resolution setting.

Field Name	Description
МОТ	Motion since last report 0 = No motion 1 = Motion occurred, data ready for reading in Delta_X and Delta_Y registers
LP_Valid	This bit is an indicator of complementary value contained in registers 0x2C and 0X2D. 0 = register 0x2C and 0x2D do not have complementary values 1 = register 0x2C and 0x2D contain complementary values
OVF	Motion overflow, ΔY and/or ΔX buffer has overflowed since last report $0 = no$ overflow $1 = overflow$ has occurred
Fault	Indicates that the R _{BIN} and/or XY_LASER pin is shorted to GND. 0 = no fault detected 1 = fault detected
RES1, RESO	Resolution in counts per inch. Resolution values are approximate.CpiBit4(RES0)Bit2(RES1)4000080010120001160011Please see register 0x0a to set cpi

Notes for Motion:

- 1. Reading this register freezes the Delta_X and Delta_Y register values. Read this register before reading the Delta_X and Delta_Y registers. If Delta_X and Delta_Y are not read before the motion register is read a second time, the data in Delta_X and Delta_Y will be lost.
- 2. Avago RECOMMENDS that registers 0x02, 0x03 and 0x04 to be read sequentially. See Motion burst mode also.
- 3. Internal buffers can accumulate more than eight bits of motion for X or Y. If one of the internal buffers overflows, then absolute path data is lost and the OVF bit is set. This bit is cleared once some motion has been read from the Delta_X and Delta_Y registers, and if the buffers are not at full scale. Since more data is present in the buffers, the cycle of reading the Motion, Delta_X and Delta_Y registers should be repeated until the motion bit (MOT) is cleared. Until MOT is cleared, either the Delta_X or Delta_Y registers will read either positive or negative full scale. If the motion register has not been read for long time, at 400 cpi it may take up to 16 read cycles to clear the buffers, at 800 cpi, up to 32 cycles and so on. Alternatively, writing to the Motion_Clear register (register 0x12) will clear all stored motion at once.

Delta_X		Address: 0x	03								
Access: Read		Default Valu	ie: 0x00								
	Bit	7	6	5	4		3	2	1	0	
	Field	X ₇	X ₆	X	5 X2		X ₃	X ₂	X ₁	X)
Data Type:		Eight bit 2's	compler	nent numl	per.						
Usage:		X moveme Reading cle			ince last re	port. Ab	osolute v	value is o	determined	by resolu	ution.
		Motion	-128	-127	-2	-1	0	+1	+2	+126	+127
			L	1 (1		1			
))	Ι		I	\neg		
		Delta_X	80	81	FE	FF	00	01	02	7E	7F
_											
Delta_Y		Address: 0x	04								
			• •								
Access: Read		Default Valu									
Access: Read	Bit			5	4		3	2	1	0	
Access: Read	Bit Field	Default Valu	ie: 0x00	5 			3 Y ₃	2 Y ₂	1 Y ₁	0 Y(
Access: Read Data Type:		Default Valu 7	ie: 0x00 6 Y ₆	Y	5 Yz		-			-	
		Default Valu 7 Y ₇	ie: 0x00 6 Y ₆ compler nt is the	nent numl	5 Yz per.		Y ₃	Y ₂	Y ₁	Y)
Data Type:		Default Valu 7 Y ₇ Eight bit 2's Y movemen	ie: 0x00 6 Y ₆ compler nt is the	nent numl	5 Yz per.		Y ₃	Y ₂	Y ₁	Y)
Data Type:		Default Valu 7 Y ₇ Eight bit 2's Y movemen Reading cle	ie: 0x00 6 Y ₆ compler nt is the ars the re	nent numl counts s egister.	5 Y2 per. ince last re	port. Ab	Y ₃	Y ₂ value is o	Y ₁	by resolu	ution.

SQUAL

Access: Read

Address: 0x05

Default Value: 0x00 7

SQ7

Dit
Field

Bit

Data Type:

Usage:

Upper 8 bits of a 10-bit unsigned integer.

6

SQ₆

SQUAL (Surface Quality) is a measure of 1/4 of the number of valid* features visible by the sensor in the current frame. Use the following formula to find the total number of valid features.

3

SQ3

2

SQ₂

1

SQ₁

0

SQ₀

4

SQ4

Number of features = SQUAL register value x 4

5

SQ₅

The maximum SQUAL register value is 169. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 800 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero if there is no surface below the sensor. SQUAL remains fairly high throughout the Z-height range which allows illumination of most pixels in the sensor.




Figure 27. SQUAL Values at 1600cpi (White Paper)




Figure 28. Mean SQUAL vs. Z (White Paper)

Pixel_SumAddress: 0x06										
Access: Read		Default Value: 0x00								
	Bit	7	6	5	4	3	2	1	0	
	Field	AP ₇	AP ₆	AP ₅	AP ₄	AP ₃	AP ₂	AP ₁	AP ₀	
Data Type:High 8 bits of an unsigned 16-bit integer.Usage:This register is used to find the average pixel value. It reports the upper byte of a 16- which sums all 900 pixels in the current frame. It may be described as the full sum 256. To find the average pixel value, use the following formula:										
		Average Pixe	el = Registe	r Value x 256	5 / 900 = Reg	ister Value /	3.51			
		The maximum register value is 221 (63 * 900/256 truncated to an integer). The minimum is The pixel sum value can change on every frame.							inimum is 0.	

Maximum_Pixel		Address: 0x0	7						
Access: Read		Default Value	e: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	0	0	MP ₅	MP ₄	MP ₃	MP ₂	MP ₁	MP ₀
Data Type: Usage:		6-bit numbe Maximum P maximum pi	ixel value				e = 0, max	imum value	e = 63. The

Reserved

Address: 0x08-0x09

Configuration_bits Address: 0x0a

Access: Read/Write

Default Value: 0x49

Bit	
Field	

:	7	6	5	4	3	2	1	0
d	0	LASER_MODE	Sys_Test	RES0	1	RES1	Reserved	Reserved
	Bit field							

Data Type:

Usage:

Register 0x0a allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.

Field Name	Description
BIT 7	Must always be zero
LASER_MODE	LASER Shutter Mode 0 = Shutter mode off (LASER always on) 1 = Shutter mode on (LASER only on when illumination is required)
Sys_Test	System Tests 0 = no tests 1 = perform all system tests, output 16 bit CRC via Data_Out_Upper and Data_Out_Lower registers.
	NOTE: The test will fail if SROM is loaded. Perform a hardware reset before executing this test. Reload SROM after the test is completed. The test will fail if a laser fault condition exists. Since part of the system test is a RAM test, the RAM and SROM will be over- written with the default values when the test is done. If any configuration changes from the default are needed for operation, make the changes AFTER the system test is run. The system test takes 200ms (@24MHz) to complete. Do not access the Synchronous Serial Port during system test.
RES1, RESO	Resolution in counts per inch. Resolution values are approximate.CpiBit4(RES0)Bit2(RES1)4000080010120001160011
	Also see register 0x02

Extended_Config Address: 0x0b

Access: Read/Write

```
Default Value: 0x08
```

Bit	7	6	5	4	3	2	1	0
Field	Busy	Reserved	Reserved	Reserved	1	Serial_NPU	NAGC	Fixed_FR
	Bit field							

Data Type:

Usage:

Register 0x0b allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.

Field Name	Description					
Busy	Read-only bit. Indicates if it is safe to write to one or more of the following registers: Frame_Period_Max_Bound_Upper and Frame_Period_Max_Bound_Lower Frame_Period_Min_Bound_Upper and Frame_Period_Min_Bound_Lower Shutter_Max_Bound_Upper and Shutter_Max_Bound_Lower After writing to the Frame_Period_Maximum_Bound_Upper register, at least two frames must pass before writing again to any of the above registers. This bit may be used in lieu of a timer since the actual frame rate may not be known when running in auto mode. 0 = writing to the registers is allowed 1 = do not write to the registers yet					
Bit 3	Must always be one					
Serial_NPU	Disable serial port pull-up current sources on SCLK, MOSI and NCS 0 = no, current sources are on 1 = yes, current sources are off					
NAGC	Disable AGC. Shutter will be set to the value in the Shutter_Maximum_Bound registers. 0 = no, AGC is active 1 = yes, AGC is disabled					
Fixed_FR	 Fixed frame rate (disable automatic frame rate control). When this bit is set, the frame rate will be determined by the value in the Frame_Period_Maximum_Bound registers. 0 = automatic frame rate 1 = fixed frame rate 					

Data_Out_Lower Address: 0x0c

Access: Read		Default Valu	Default Value: Undefined							
	Bit	7	6	5	4	3	2	1	0	
	Field	DO ₇	DO ₆	DO ₅	DO ₄	DO ₃	DO ₂	DO ₁	DO ₀	

Data_Out_Upper	Address: 0x0d			
Access: Read	Default Valu	e: Unde		
Bit	7	6		

efined

Bit	7	6	5	4	3	2	1	0
Field	DO ₁₅	DO ₁₄	DO ₁₃	DO ₁₂	DO ₁₁	DO10	DO ₉	DO ₈

Data Type:

USAGE:

16-bit word.

Data in these registers come from the system self test or the SROM CRC test. The data can be read out in either order.

	Data_Out_Upper	Data_Out_Lower
System test results:	0xA9	0xD5
SROM CRC Test Result:	0xBE	0xEF

System Test: This test is initiated via the Configuration_Bits register. It performs several tests to verify that the hardware is functioning correctly. Perform a hardware reset just prior to running the test. SROM contents and register settings will be lost.

SROM Content: Performs a CRC on the SROM contents. The test is initiated by writing a particular value to the SROM_Enable register.

Shutter_Lov	ver	Address: 0x0e										
Access: Read		Default Valu	Default Value: 0x85									
	Bit	7	6	5	4	3	2	1	0			
	Field	\$ ₇	S ₆	S ₅	S4	S ₃	S ₂	S ₁	S ₀			
Shutter_Up Access: Read		Address: 0x0 Default Valu										
				5	4	3	2	1	0			

Data Type:

16-bit unsigned integer.

Usage:

Units are clock cycles. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is checked and automatically adjusted to a new value if needed on every frame when operating in default mode. When the shutter adjusts, it changes by \pm 1/16 of the current value. The shutter value can be set manually by setting the AGC mode to Disable using the Extended_Config register and writing to the Shutter_Max_Bound registers. Because the automatic frame rate feature is related to shutter value it may also be appropriate to enable the Fixed Frame Rate mode using the Extended_Config register.

Shown below is a graph of 800 sequentially acquired shutter values, while the sensor was moved slowly over white paper.




Figure 29. Shutter Values at 1600cpi (White Paper)




Figure 30. Mean Shutter vs. Z (White Paper)

The maximum value of the shutter is dependent upon the setting in the Shutter_Max_Bound_ Upper and Shutter_Max_Bound_Lower registers.

Frame_Period_Lower Address: 0x10 Default Value: Undefined Access: Read Bit 7 6 5 4 3 2 1 0 Field FP₇ FP_6 FP_5 FP₄ FP₃ FP_2 FP₁ FP₀ Frame_Period_Upper Address: 0x11 Access: Read Default Value: Undefined Bit 7 6 5 4 3 2 1 0 Field FP₁₅ FP₁₄ FP₁₃ FP₁₂ FP₁₁ FP₁₀ FP9 FP₈ Data Type: 16-bit unsigned integer. Usage: Read these registers to determine the current frame period and to calculate the frame rate. Units are clock cycles. The formula is: Frame Rate = Clock Frequency / Register value To read from the registers, read Frame_Period_Upper first followed by Frame_Period Lower. To set the frame rate manually, disable automatic frame rate mode via the Extended_Config register and write the desired count value to the Frame_Period_Max_Bound registers.

The following table lists some Frame_Period values for popular frame rates with a 24MHz clock.

Frames/second	Сон	ints	Frame	e_Period
	Decimal Hex		Upper	Lower
6700	3,582	0DFE	0D	FE
5000	4,800	12C0	12	C0
3000	8,000	1F40	1F	40
2000	12,000	2EE0	2E	EO

Motion_Clear	Address: 0x12
Access: Write	Default Value: Undefined
Data Type:	Any.
Usage:	Writing any value to this register will cause the Delta_X, Delta_Y, and internal motion registers to be cleared. Use this as a fast way to reset the motion counters to zero without resetting the entire chip.

Frame_Capture Address: 0x13 Access: Read/Write Default Value: 0x00

Bit field.

Bit	7	6	5	4	3	2	1	0
Field	FC ₇	FC ₆	FC ₅	FC ₄	FC ₃	FC ₂	FC ₁	FC ₀

Data Type:

Usage:

Writing 0x83 to this register will cause the next available complete 1 2/3 frames of pixel values to be stored to SROM RAM. Writing to this register is required before using the Frame Capture burst mode to read the pixel values (see the Synchronous Serial Port section for more details). Writing to this register will stop navigation and cause any firmware loaded in the SROM to be overwritten. A hardware reset is required to restore navigation, and the firmware must be reloaded using the PROM Download burst method.

This register can also be used to read the frame capture data. The same data available by reading the Pixel_Burst register using burst mode is available by reading this register in the normal fashion. The data pointer is automatically incremented after each read so all 1536 pixel values (1 and 2/3 frames) may be obtained by reading this register 1536 times in a row. Both methods share the same pointer such that reading pixel values from this register will increment the pointer causing subsequent reads from the Pixel_Burst register (without initiating a new frame dump) to start at the current pointer location. This register will return all zeros if read before the frame capture data is ready. See the Frame Capture description in the Synchronous Serial Port section for more information.

This register will not retain the last value written. Reads will return zero or frame capture data.

SROM_Enab	le	Address: 0x1	4						
Access: Write		Default Valu	e: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	SE ₇	SE ₆	SE ₅	SE ₄	SE ₃	SE ₂	SE ₁	SE ₀
Data Type: Usage:		8-bit numbe Write to this Write 0x1D	register to s					8 to this rec	jister before
		downloadin unless this s	0			5			
		Write 0xA1 from the Da port should determine t under a faul reset or the f	ata_Out_Lov not be use he laser fau t condition	wer and Da d during th lt condition will cause al	ta_Out_Upp is test. Avag before perf	er registers o recomme orming the	Navigatio nds reading SROM CRC	n is halted g the Motior test. Execut	and the SPI n register to ing the test

Reserved

Address: 0x15

Configurati	on ll	Address: 0x16	5						
Access: Read	/Write	Default Value	:: 0x34						
	Bit	7	6	5	4	3	2	1	0
	Field	Reserved	Reserved	Reserved	Reserved	Reserved	1	Force_ disable	Reserved
Data Type Usage		: Bit field : Write to this	register						
Usage		Field Name Description							
		Field Name	Descr	iption					
		Field Name Bit-2		iption be always or	ne				

Reserved

Address: 0x17-0x18

Frame_Period_Max_Bound_Lower Address: 0x19

Address. 0x15

Default Value: 0x90

Bit	7	6	5	4	3	2	1	0
Field	FBM ₇	FBM ₆	FBM ₅	FBM ₄	FBM ₃	FBM ₂	FBM ₁	FBM ₀

Frame_Period_Max_Bound_Upper Address: 0x1A

Access: Read/Write

Default Value: 0x65

Bit	7	6	5	4	3	2	1	0
Field	FBM ₁₅	FBM ₁₄	FBM ₁₃	FBM ₁₂	FBM ₁₁	FBM ₁₀	FBM9	FBM ₈

Data Type:

Usage:

16-bit unsigned integer.

This value sets the maximum frame period (the MINIMUM frame rate) which may be selected by the automatic frame rate control, or sets the actual frame period when operating in manual mode. Units are clock cycles. The formula is:

Frame Rate = Clock Frequency / Register value

To read from the registers, read Upper first followed by Lower. To write to the registers, write Lower first, followed by Upper. To set the frame rate manually, disable automatic frame rate mode via the Extended_Config register and write the desired count value to these registers.

Writing to the Frame_Period_Max_Bound_Upper and Lower registers also activates any new values in the following registers:

- Frame_Period_Max_Bound_Upper and Lower
- Frame_Period_Min_Bound_Upper and Lower
- Shutter_Max_Bound_Upper and Lower

Any data written to these registers will be saved but will not take effect until the write to the Frame_Period_Max_Bound_Upper and Lower is complete. After writing to this register, two complete frame times are required to implement the new settings. Writing to any of the above registers before the implementation is complete may put the chip into an undefined state requiring a reset. The "Busy" bit in the Extended_Config register may be used in lieu of a timer to determine when it is safe to write. See the Extended_Config register for more details.

The following table lists some Frame_Period values for popular frame rates (clock rate = 24MHz). In addition, the three bound registers must also follow this rule when set to non-default values:

Frames/	Cou	ints	Frame_	Period
second	Decimal	Hex	Upper	Lower
6700	3,582	0DFE	0D	FE
5000	4,800	12C0	12	C0
3000	8,000	1F40	1F	40
2000	12,000	2EE0	2E	EO

Frame_Period_Max_Bound ≥ Frame_Period_Min_Bound + Shutter_Max_Bound.

Frame_Period_Min_Bound_Lower

Access: Read/Write

Address: 0x1B

Default Value: 0x7E

Bit	7	6	5	4	3	2	1	0
Field	FBm ₇	FBm ₆	FBm ₅	FBm ₄	FBm ₃	FBm ₂	FBm ₁	FBm ₀

Frame_Period_Min_Bound_Upper Address: 0x1C

Access: Read/Write

Default Value: 0x0E

Bit	7	6	5	4	3	2	1	0
Field	FBm ₁₅	FBm ₁₄	FBm ₁₃	FBm ₁₂	FBm ₁₁	FBm ₁₀	FBm ₉	FBm ₈

Data Type: 16-bit unsign

Usage:

16-bit unsigned integer.

This value sets the minimum frame period (the MAXIMUM frame rate) which may be selected by the automatic frame rate control. Units are clock cycles. The formula is:

Frame Rate = Clock Rate / Register value

To read from the registers, read Upper first followed by Lower. To write to the registers, write Lower first, followed by Upper, then execute a write to the Frame_Period_Max_Bound_Upper and Lower registers. The minimum allowed write value is 0x0DFE; the maximum is 0xFFFF.

Reading this register will return the most recent value that was written to it. However, the value will take effect only after a write to the Frame_Period_Max_Bound_Upper and Lower registers. After writing to Frame_Period_Max_Bound_Upper, wait at least two frame times before writing to Frame_Period_Min_Bound_Upper or Lower again. The "Busy" bit in the Extended_Config register may be used in lieu of a timer to determine when it is safe to write. See the Extended_ Config register for more details.

In addition, the three bound registers must also follow this rule when set to non-default values:

Frame_Period_Max_Bound ≥ Frame_Period_Min_Bound + Shutter_Max_Bound.

Shutter_Ma	ax_Bound_	Lower	Addres	s: 0x1D				
Access: Rea	d/Write		Default	t Value: 0x20				
Bit	7	6	5	4	3	2	1	0
Field	SB7	SB ₆	SB5	SB4	SB ₃	SB ₂	SB1	SB ₀
Shutter_Ma	ax_Bound_ d/Write	Upper	Addres Default	s: 0x1E t Value: 0x4E				
		Upper 6			3	2	1	0

Data Type:

16-bit unsigned integer.

Usage:

This value sets the maximum allowable shutter value when operating in automatic mode. Units are clock cycles. Since the automatic frame rate function is based on shutter value, the value in these registers can limit the range of the frame rate control. To read from the registers, read Upper first followed by Lower. To write to the registers, write Lower first, followed by Upper, then execute a write to the Frame_Period_Max_Bound_Upper and Lower registers. To set the shutter manually, disable the AGC via the Extended_Config register and write the desired value to these registers.

Reading this register will return the most recent value that was written to it. However, the value will take effect only after a write to the Frame_Period_Max_Bound_Upper and Lower registers. After writing to Frame_Period_Max_Bound_Upper, wait at least two frame times before writing to Shutter_Max_Bound_Upper or Lower again. The "Busy" bit in the Extended_Config register may be used in lieu of a timer to determine when it is safe to write. See the Extended_Config register for more details.

In addition, the three bound registers must also follow this rule when set to non-default values:

Frame_Period_Max_Bound ≥ Frame_Period_Min_Bound + Shutter_Max_Bound.

SROM_ID		Address: 0x1	F						
Access: Read		Default Valu	e: Version d	ependent					
	Bit	7	6	5	4	3	2	1	0
	Field	SR ₇	SR ₆	SR ₅	SR ₄	SR ₃	SR ₂	SR ₁	SR ₀
Data Type:		8-Bit unsign	ed integer.						
Usage:		Contains the cessfully dow firmware rev	vnloaded a	nd the chip	is operating	out of SRON			
		Note: The IC	hardware r	evision is av	ailable by rea	ading the Re	evision_ID re	gister (regis	ter 0x01).

LP_CFG0	Address	: 0x2C						
Access: Read/Write	Default	Value: 0x7F						
Bit	7	6	5	4	3	2	1	0
Field	0	LP ₆	LP ₅	LP ₄	LP ₃	LP ₂	LP ₁	LP ₀
Data Type:	8-bit un	signed integ	er					
Usage:	register program The test driven h	0X2D must on nmed. Writin checks for s	ontain the g to this reg stuck low a LASER will	complemen gister causes nd stuck hig pulse high f	t of register s a fault test gh condition for 12us and	0X2C in ord to be perfo s. During th I pulse low	er for the las rmed on the ne test, LASI	ter 0X2D where ser current to be 2 XY_LASER pin ER_NEN will be nes are typical)

Field Name	Description
Bit-7	Must be always 0
LP ₆ – LP ₀	Controls the 7 bit DAC for adjusting laser current. One step is equivalent to (1/192)*100% = 0.5208% drop of relative laser current. Refer to the table below for example of relative laser current settings.

LP6–LP3	LP2	LP1	LP0	Relative Laser Current
0000	0	0	0	100%
0000	0	0	1	99.48%
0000	0	1	0	98.96%
0000	0	1	1	98.43%
0000	1	0	0	97.92%
:	:	:	:	:
1111	1	0	1	34.90%
1111	1	1	0	34.38%
1111	1	1	1	33.85%

LP_CFG1	Address: 0x2	2D						
Access: Read/Write	Default Valu	e: 0x80						
Bit	7	6	5	4	3	2	1	0
Field	LPC ₇	LPC ₆	LPC ₅	LPC ₄	LPC ₃	LPC ₂	LPC ₁	LPC ₀
Data Type:	8-bit unsign	ed integer						
Usage:	The value in grammed; o	therwise the	e laser curre	ent is set to 3	3.85%. Regi			
	in any order	after power	ON reset or	r SROM dow	nload.			
Reserved	in any order Address: 0x2		ON reset of	r SROM dow	nload.			
Reserved		2E-0x3C	ON reset of	r SROM dow	nload.			
Observation	Address: 0x2	2E-0x3C	ON reset of	r SROM dow	nload.			
	Address: 0x2 Address: 0x3	2E-0x3C	ON reset of	r SROM dow	nload.	2	1	0

Data Type: Bit field

Usage:

Each bit is set by some processes or actions at regular intervals, or when the event occurs. The user must clear the register by writing 0x00, wait for at least a frame period delay, and read the register. The active processes will have set their corresponding bit(s). This register may be used as part of a recovery scheme to detect a problem caused by EFT/B or ESD.

Field Name	Description
OB ₇	0 = Chip is not running SROM code 1 = Chip is running SROM code
OB ₅	0 = NPD pulse was not detected 1 = NPD pulse was detected
OB ₁	Set once per frame
OB ₀	Set once per frame

Reserved

Address: 0x3E

Inverse_Produ	ιςτ_ιρ	Address. 0x3	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
Access: Read		Default Valu	e: 0xE3						
	Bit	7	6	5	4	3	2	1	0
	Field	NPID ₇	NPID ₆	NPID ₅	NPID ₄	NPID ₃	NPID ₂	NPID ₁	NPID ₀
Data Type:		Inverse 8-Bit	unsigned i	nteger					
Usage:		This value is the SPI port.		of the Prod	uct_ID, locat	ed at the in	verse addre	ss. It can be	used to t
Pixel_Burst		Address: 0x4	10						
Access: Read		Default Valu	e: 0x00						
	Bit	7	6	5	4	3	2	1	0
I	Field	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁	PB ₀
Data Type:		Eight bit uns	sianed intec	ier					
		The Pixel_Bu	urst register	is used for					one and
Usage:		The Pixel_Bu	urst register ame. See th	is used for					one and
Usage: Motion_Burst		The Pixel_Bu complete fra Address: 0x5	urst register ame. See th	is used for					one and i
Usage: Motion_Burst		The Pixel_Bu	urst register ame. See th	is used for					one and i
Usage: Motion_Burst	Bit	The Pixel_Bu complete fra Address: 0x5 Default Valu	urst register ame. See th	is used for e Synchronc			r use details		0
Usage: Motion_Burst Access: Read	Bit Field	The Pixel_Bu complete fra Address: 0x5 Default Valu	urst register ame. See th 50 e: 0x00	is used for e Synchronc	ous Serial Po	rt section fo	r use details		
Usage: Motion_Burst Access: Read		The Pixel_Bu complete fra Address: 0x5 Default Valu	urst register ame. See th 50 e: 0x00 6 MB ₆	is used for e Synchronc 5 MB ₅	ous Serial Por	rt section fo	r use details		0
Usage: Motion_Burst Access: Read Data Type:		The Pixel_Bu complete fra Address: 0x5 Default Valu 7 MB7	arst register ame. See th 50 e: 0x00 6 MB ₆ ending on o _Burst regist per, Shutter	is used for e Synchronc 5 MB5 data eer is used fo	4 MB4 r high-speed	rt section fo 3 MB ₃	r use details	1 MB ₁ Delta_X, Delt	0 MB ₀ a_Y, SQU
Usage: Motion_Burst Access: Read Data Type: Usage:		The Pixel_Bu complete fra Address: 0x5 Default Valu 7 MB7 Various, dep The Motion_ Shutter_Upp	arst register ame. See th 50 e: 0x00 6 MB ₆ ending on o Burst regist ber, Shutter use details.	is used for e Synchronc 5 MB5 data eer is used fo	4 MB4 r high-speed	rt section fo 3 MB ₃	r use details	1 MB ₁ Delta_X, Delt	0 MB ₀ a_Y, SQU
Usage: Motion_Burst Access: Read Data Type: Usage: SROM_Load		The Pixel_Bu complete fra Address: 0x5 Default Valu 7 MB7 Various, dep The Motion_ Shutter_Upp section for u	arst register ame. See th 50 e: 0x00 6 MB ₆ ending on o Burst regist per, Shutter se details.	is used for e Synchronc 5 MB5 data eer is used fo	4 MB4 r high-speed	rt section fo 3 MB ₃	r use details	1 MB ₁ Delta_X, Delt	0 MB ₀ a_Y, SQU
Usage: Motion_Burst Access: Read Data Type: Usage: SROM_Load	Field	The Pixel_Bu complete fra Address: 0x5 Default Valu 7 MB7 Various, dep The Motion_ Shutter_Upp section for u Address: 0x 0 Default Valu	arst register ame. See th 50 e: 0x00 6 MB ₆ ending on o Burst regist ber, Shutter use details.	is used for e Synchronc 5 MB5 data ter is used fo _Lower and	4 MB4 r high-speed Maximum_f	rt section fo 3 MB ₃ d access to t Pixel registe	r use details 2 MB ₂ he Motion, E rs. See the	1 MB ₁ Delta_X, Delt Synchronou	0 MB ₀ a_Y, SQU s Serial F
Usage: Motion_Burst Access: Read Data Type: Usage: SROM_Load Access: Write		The Pixel_Bu complete fra Address: 0x5 Default Valu 7 MB7 Various, dep The Motion_ Shutter_Upp section for u	arst register ame. See th 50 e: 0x00 6 MB ₆ ending on o Burst regist per, Shutter se details.	is used for e Synchronc 5 MB5 data eer is used fo	4 MB4 r high-speed	rt section fo 3 MB ₃	r use details	1 MB ₁ Delta_X, Delt	0 MB ₀ a_Y, SQU
Usage: Motion_Burst Access: Read Data Type: Usage: SROM_Load Access: Write	Field	The Pixel_Bu complete fra Address: 0x5 Default Valu 7 MB7 Various, dep The Motion_ Shutter_Upp section for u Address: 0x 0 Default Valu 7	arst register ame. See th 50 e: 0x00 6 MB ₆ ending on o Burst regist ber, Shutter ose details. 60 e: N/A 6 SL ₆	is used for e Synchronc 5 MB5 data er is used fo Lower and	4 MB4 r high-speec Maximum_F	rt section fo 3 MB ₃ d access to t Pixel registe 3	r use details 2 MB2 he Motion, [rs. See the	1 MB ₁ Delta_X, Delt Synchronou	0 MB ₀ a_Y, SQU s Serial F

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2008 Avago Technologies. All rights reserved. AV02-1358EN - June 26, 2008

