### ADJD-S371-QR999

## Miniature Surface-Mount RGB Digital Color Sensor Module



### **Data Sheet**





### **Description**

ADJD-S371-QR999 is a cost effective, 4 channel digital output RGB+CLEAR sensor in miniature surface-mount package with a mere size of 3.9 x 4.5 x 1.8 mm. It is an IC module with combination of White LED and CMOS IC with integrated RGB filters + Clear channel and analog-to-digital converter front end.

It is ideal for applications like color detection, measurement, illumination sensing for display backlight adjustment such as colors, contrast and brightness enhancement in mobile devices which demand higher package integration, small footprint and low power consumption.

The 2-wire serial output allows direct interface to microcontroller or other logic control for further signal processing without additional component such as analog to digital converter. With the wide sensing range of 100 lux to 100,000 lux, the sensor can be used for many applications with different light levels by adjusting the gain setting. Additional features include a selectable sleep mode to minimize current consumption when the sensor is not in use.


#### **Features**

- Four channel integrated light to digital converter (Red, Green, Blue and Clear).
- 10 bit digital output resolution
- Independent gain selection for each channel
- Wide sensitivity coverage: 0.1 klux 100 klux
- Two wire serial communication
- Built in oscillator/selectable external clock
- Low power mode (sleep mode)
- Small 3.9 x 4.5 x 1.8 mm module
- Integrated solution with sensor, LED and separator in module for ease of design
- Lead free

#### **Applications**

- Mobile appliances
- Consumer appliances

### **Functional Block Diagram**



### **Electrical Specifications**

### Absolute Maximum Ratings (Sensor) [1, 2]

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T <sub>STG_ABS</sub>	-40	85	°C	
Digital Supply Voltage, D <sub>VDD</sub> to D <sub>VSS</sub>	$V_{DDD\_ABS}$	2.5	3.6	V	
Analog Supply Voltage, A <sub>VDD</sub> to A <sub>VSS</sub>	$V_{DDA\_ABS}$	2.5	3.6	V	
Input Voltage	VIN_ABS	2.5	3.6	V	All I/O pins
Human Body Model ESD Rating	ESD <sub>HBM_</sub> ABS		2	kV	All pins, human body model per JESD22-A114

### Absolute Maximum Ratings at $T_A = 25^{\circ}C$ (LED)

Parameter	Symbol	Minimum	Maximum	Units
DC Forward Current	I <sub>F</sub>	'	10	mA
Power Dissipation			39	mW
Reverse Voltage @ IR = 100 μA	V <sub>R</sub>		5	V
Operating Temperature Range		-20	85	°C
Storage Temperature Range		-40	85	°C

### **Recommended Operating Conditions (Sensor)**

Parameter	Symbol	Minimum	Typical	Maximum	Units
Free Air Operating Temperature	T <sub>A</sub>	0	25	70	°C
Digital Supply Voltage, D <sub>VDD</sub> to D <sub>VSS</sub>	V <sub>DDD</sub>	2.5	2.6	3.6	V
Analog Supply Voltage, A <sub>VDD</sub> to A <sub>VSS</sub>	V <sub>DDA</sub>	2.5	2.6	3.6	V
Output Current Load High	Іон			3	mA
Output Current Load Low	loL			3	mA
Input Voltage High Level <sup>[4]</sup>	V <sub>IH</sub>	0.7 V <sub>DDD</sub>		$V_{DDD}$	V
Input Voltage Low Level <sup>[4]</sup>	V <sub>IL</sub>	0		0.3 V <sub>DDD</sub>	V

### Electrical Characteristics at $T_A = 25$ °C (LED)

Parameter	Symbol	Minimum	Typical	Maximum	Units
DC Forward Voltage @ I <sub>F</sub> = 5 mA	V <sub>F</sub>		2.85	3.35	V
Reverse Breakdown Voltage @ I <sub>R</sub> = 100 μA	V <sub>R</sub>	5			V

DC Electrical Specifications (Sensor)
Over Recommended Operating Conditions (unless otherwise specified)

Parameter	Symbol	Conditions	Minimum	Typical <sup>[3]</sup>	Maximum	Units
Output Voltage High Level <sup>[5]</sup>	Vон	$I_{OH} = 3 \text{ mA}$		V <sub>DDD</sub> - 0.4		V
Output Voltage Low Level <sup>[6]</sup>	V <sub>OL</sub>	$I_{OH} = 3 \text{ mA}$		0.2		V
Supply Current <sup>[7]</sup>	I <sub>DD_STATIC</sub>	(Note 8)		3.8	5	mA
Sleep-Mode Supply Current <sup>[7]</sup>	I <sub>DD_SLP</sub>	(Note 8)		2		μΑ
Input Leakage Current	I <sub>LEAK</sub>		-10		10	μΑ

### AC Electrical Specifications (Sensor)

Over Recommended Operating Conditions (unless otherwise specified)

Parameter	Symbol	Conditions	Minimum	Typical <sup>[3]</sup>	Maximum	Units
Internal Clock Frequency	$f_{CLK\_int}$			26		MHz
External Clock Frequency	f_CLK_ext		16		40	MHz
2-Wire Interface Frequency	f_ <sub>2wire</sub>			100		kHz

### **Optical Specification (Sensor)**

Parameter	Symbol	Conditions	Minimum	Typical <sup>[3]</sup>	Maximum	Units
Dark Offset	V <sub>D</sub>	Ee = 0		20		LSB

# Minimum Sensitivity [3]

Parameter	Symbol	Conditions		Minimum	Typical (Note 3)	Maximum	Units
Irradiance Responsivity		$\lambda_P = 460 \text{ nm}$ Refer Note 9	В		152		
	Do	$\lambda_P = 542 \text{ nm}$ Refer Note 10	G		178		- LCD//pp\M spp-2\
	Re	λ <sub>P</sub> = 645 nm Refer Note 11	R		254		- LSB/(mW cm <sup>-2</sup> )
		$\lambda_P = 645 \text{ nm}$ Refer Note 11	Clear		264		-

# Maximum Sensitivity [3]

Parameter	Symbol	Conditions		Minimum	Typical (Note 3)	Maximum	Units
Irradiance Responsivity		$\lambda_P = 460 \text{ nm}$ Refer Note 9	В		3796		_
	Do	$\lambda_P = 542 \text{ nm}$ Refer Note 10	G		4725		LCD//2014/ 5/20-7)
	Re	λ <sub>P</sub> = 645 nm Refer Note 11	R		6288		- LSB/(mW cm <sup>-2</sup> )
		λ <sub>P</sub> = 645 nm Refer Note 11	Clear		6590		

# Saturation Irradiance for Minimum Sensitivity [12]

Parameter	Symbol	Conditions		Minimum	Typical (Note 3)	Maximum	Units
Saturation Irradiance		$\lambda_P = 460 \text{ nm}$ Refer Note 9	В		6.73		
		λ <sub>P</sub> = 542 nm Refer Note 10	G		5.74		
		$\lambda_P = 645 \text{ nm}$ Refer Note 11	R		4.03		– mW/cm <sup>2</sup>
		λ <sub>P</sub> = 645 nm Refer Note 11	Clear		3.87		_

### Saturation Irradiance for Maximum Sensitivity [12]

Parameter	Symbol	Conditions		Minimum	Typical (Note 3)	Maximum	Units
Saturation Irradiance		$\lambda_P = 460 \text{ nm}$ Refer Note 9	В		0.27		mW/cm <sup>2</sup>
		$\lambda_P = 542 \text{ nm}$ Refer Note 10	G		0.22		_
		λ <sub>P</sub> = 645 nm Refer Note 11	R		0.16		_
		$\lambda_P = 645 \text{ nm}$ Refer Note 11	Clear		0.16		_

#### Notes:

- 1. The "Absolute Maximum Ratings" are those values beyond which damage to the device may occur. The device should not be operated at these limits. The parametric values defined in the "Electrical Specifications" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
- 2. Unless otherwise specified, all voltages are referenced to ground.
- 3. Specified at room temperature (25°C) and  $V_{DDD} = V_{DDA} = 2.5 \text{ V}$ .
- 4. Applies to all DI pins.
- 5. Applies to all DO pins. SDASLV go tri-state when output logic high. Minimum VoH depends on the pull-up resistor value.
- 6. Applies to all DO and DIO pins.
- 7. Refers to total device current consumption.
- 8. Output and bidirectional pins are not loaded.
- 9. Test condition is blue light of peak wavelength ( $\lambda_P$ ) 460 nm and spectral half width ( $\lambda^1/2$ ) 25 nm.
- 10. Test condition is green light of peak wavelength ( $\lambda_P$ ) 542 nm and spectral half width ( $\lambda^{-1}/2$ ) 35 nm.
- 11. Test condition is red light of peak wavelength ( $\lambda p$ ) 645 nm and spectral half width ( $\lambda^{1}/2$ ) 20 nm.
- 12. Saturation irradiance = (MSB)/(Irradiance responsivity).




Figure 1. Typical spectral response when the gains for all the color channels are set at equal

#### **Serial Interface Timing Information**

Parameter	Symbol	Minimum	Maximum	Units
SCL Clock Frequency	f <sub>scl</sub>	0	100	kHz
(Repeated) START Condition Hold Time	thd:sta	4	-	μs
Data Hold Time	t <sub>HD:CAT</sub>	0	3.45	μs
SCL Clock Low Period	t <sub>LOW</sub>	4.7	-	μs
SCL Clock High Period	thigh	4.0	-	μs
Repeated START Condition Setup Time	tsu:sta	4.7	-	μs
Data Setup Time	t <sub>SU:DAT</sub>	250	-	μs
STOP Condition Setup Time	tsu:std	4.0	-	μs
Bus Free Time Between START and STOP Conditions	t <sub>BUF</sub>	4.7	-	μs




Figure 2. Serial interface bus timing waveforms

#### **Serial Interface Reference**

#### **Description**

The programming interface to the ADJD-S371-QR999 is a 2-wire serial bus. The bus consists of a serial clock (SCL) and a serial data (SDA) line. The SDA line is bi-directional on ADJD-S371-QR999 and must be connected through a pull-up resistor to the positive power supply. When the bus is free, both lines are HIGH.

The 2-wire serial bus on ADJD-S371-QR999 requires one device to act as a master while all other devices must be slaves. A master is a device that initiates a data transfer on the bus, generates the clock signal and terminates the data transfer while a device addressed by the master is called a slave. Slaves are identified by unique device addresses.

Both master and slave can act as a transmitter or a receiver but the master controls the direction for data transfer. A transmitter is a device that sends data to the bus and a receiver is a device that receives data from the bus.

The ADJD-S371-QR999 serial bus interface always operates as a slave transceiver with a data transfer rate of up to 100kbit/s.

#### **START/STOP Condition**

The master initiates and terminates all serial data transfers. To begin a serial data transfer, the master must send a unique signal to the bus called a START condition. This is defined as a HIGH to LOW transition on the SDA line while SCL is HIGH.

The master terminates the serial data transfer by sending another unique signal to the bus called a STOP condition. This is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH.

The bus is considered to be busy after a START (S) condition. It will be considered free a certain time after

the STOP (P) condition. The bus stays busy if a repeated START (Sr) is sent instead of a STOP condition.

The START and repeated START conditions are functionally identical.




Figure 3. START/STOP condition

#### **Data Transfer**

The master initiates data transfer after a START condition. Data is transferred in bits with the master generating one clock pulse for each bit sent. For a data bit to be

valid, the SDA data line must be stable during the HIGH period of the SCL clock line. Only during the LOW period of the SCL clock line can the SDA data line change state to either HIGH or LOW.




Figure 4. Data bit transfer

The SCL clock line synchronizes the serial data transmission on the SDA data line. It is always generated by the master. The frequency of the SCL clock line may vary throughout the transmission as long as it still meets the minimum timing requirements.

The master by default drives the SDA data line. The slave drives the SDA data line only when sending an acknowledge bit after the master writes data to the slave or when the master requests the slave to send data.

The SDA data line driven by the master may be implemented on the negative edge of the SCL clock line. The master may sample data driven by the slave on the positive edge of the SCL clock line. Figure shows an example of a master implementation and how the SCL clock line and SDA data line can be synchronized.




Figure 5. Data bit synchronization

A complete data transfer is 8-bits long or 1-byte. Each byte is sent most significant bit (MSB) first followed by an acknowledge or not acknowledge bit. Each data transfer can send an unlimited number of bytes (depending on the data format).




Figure 6. Data byte transfer

#### Acknowledge/Not Acknowledge

The receiver must always acknowledge each byte sent in a data transfer. In the case of the slave-receiver and master-transmitter, if the slave-receiver does not send an acknowledge bit, the master-transmitter can either STOP the transfer or generate a repeated START to start a new transfer.




Figure 7. Slave-receiver acknowledge

In the case of the master-receiver and slave-transmitter, the master generates a not acknowledge to signal the end of the data transfer to the slave-transmitter. The master can then send a STOP or repeated START condition to begin a new data transfer.

In all cases, the master generates the acknowledge or not acknowledge SCL clock pulse.




Figure 8. Master-receiver acknowledge

#### Addressing

Each slave device on the serial bus needs to have a unique address. This is the first byte that is sent by the master-transmitter after the START condition. The address is defined as the first seven bits of the first byte.

The eighth bit or least significant bit (LSB) determines the direction of data transfer. A 'one' in the LSB of the first byte indicates that the master will read data from the addressed slave (master-receiver and slave-transmitter). A 'zero' in this position indicates that the master will write data to the addressed slave (master-transmitter and slave-receiver).

A device whose address matches the address sent by the master will respond with an acknowledge for the first byte and set itself up as a slave-transmitter or slavereceiver depending on the LSB of the first byte.

The slave address on ADJD-S371-QR999 is 0x74 (7-bits).




Figure 9. Slave addressing

#### **Data Format**

ADJD-S371-QR999 uses a register-based programming architecture. Each register has a unique address and controls a specific function inside the chip.

To write to a register, the master first generates a START condition. Then it sends the slave address for the device it wants to communicate with. The least significant bit (LSB) of the slave address must indicate that the master

wants to write to the slave. The addressed device will then acknowledge the master.

The master writes the register address it wants to access and waits for the slave to acknowledge. The master then writes the new register data. Once the slave acknowledges, the master generates a STOP condition to end the data transfer.




Figure 10. Register byte write protocol

To read from a register, the master first generates a START condition. Then it sends the slave address for the device it wants to communicate with. The least significant bit (LSB) of the slave address must indicate that the master wants to write to the slave. The addressed device will then acknowledge the master.

The master writes the register address it wants to access and waits for the slave to acknowledge. The master then generates a repeated START condition and resends the slave address sent previously. The least significant bit (LSB) of the slave address must indicate that the master wants to read from the slave. The addressed device will then acknowledge the master.

The master reads the register data sent by the slave and sends a no acknowledge signal to stop reading. The master then generates a STOP condition to end the data transfer.







Figure 11. Register byte read protocol

### **Mechanical Drawing**







Pin	Name	Description
1	LED -VE	LED cathode
2	NC	No connection
3	LED +VE	LED anode
4	SDA	Bidirectional data pin. A pull-up resistor should be tied to SDA because it goes tri-state to output logic 1
5	DVDD	Digital power pin
6	SCL	Serial interface clock
7	AVDD	Analog power pin
8	SLEEP	Sleep pin. When SLEEP = 1, the device goes into sleep mode. In sleep mode, all analog circuits are powered down and the clock signal is gated away from the core logic resulting in very low current consumption.
9	AGND	Analog ground pin
10	XRST	Reset pin. Global, asynchronous, active-low system reset. When asserted low, XRST resets all registers. Minimum reset pulse low is 1us and must be provided by external circuitry.
11	DGND	Digital ground pin
12	XCLK	External clock input

Description	Nominal	Tolerances
Body size (W, mm)	3.90	+0.6
Body size (L, mm)	4.50	±0.2
Overall thickness (t, mm)	1.80	±0.2
Terminal pitch (mm)	0.8	±0.08




Figure 12: Forward current vs forward voltage (LED)






Figure 13: Luminous intensity vs forward current (LED)

#### **Reflow Profile**


It is recommended that Henkel Pb-free solder paste LF310 be used for soldering ADJD-S371-QR999. Below is the recommended reflow profile.



### **Recommended Land Pattern (on customer board)**



### Recommended Aperture Dimensions with Respect to Mounting Axis on Customer Board



#### Recommendations for Handling and Storage of ADJD-S371-QR999

This product is qualified as Moisture Sensitive Level 3 per Jedec J-STD-020. Precautions when handling this moisture sensitive product is important to ensure the reliability of the product. Do refer to Avago Application Note AN5305 Handling Of Moisture Sensitive Surface Mount Devices for details.

#### A. Storage before use

- Unopened moisture barrier bag (MBB) can be stored at 30°C and 90% RH or less for maximum 1 year.
- It is not recommended to open the MBB prior to assembly (e.g., for IQC).
- It should also be sealed with a moisture absorbent material (Silica Gel) and an indicator card (cobalt chloride) to indicate the moisture within the bag.

#### B. Control after opening the MBB

- The humidity indicator card (HIC) shall be read immediately upon opening of MBB.
- The components must be kept at <30°C/60% RH at all time and all high temperature related process including soldering, curing or rework need to be completed within 168 hrs.

#### C. Control for unfinished reel

- For any unused components, they need to be stored in sealed MBB with desiccant or desiccator at <5% RH.

#### D. Control of assembled boards


 If the PCB soldered with the components is to be subjected to other high temperature processes, the PCB need to be stored in sealed MBB with desiccant or desiccator at <5% RH to ensure no components have exceeded their floor life of 168 hrs.


#### E. Baking is required if:

- "10%" or "15%" HIC indicator turns pink.
- The components are exposed to condition of >30°C/60% RH at any time.
- The components floor life exceeded 168 hrs.
- Recommended baking condition (in component form): 125°C for 24 hrs.

### **Package Tape and Reel Dimensions**

### **Reel Dimensions**






Note:

1. Dimensions are in milimeters (mm)


### **Carrier Tape Dimensions**



#### Notes:

- 1. AO measured at 0.3mm above base of pocket
- 2. 10 pitches cumulative tolerance is  $\pm 0.2$ mm
- 3. Dimensions are in millimeters (mm)

### **Appendix A: Typical Application Diagram**



#### Note:

1 It is recommended to drive the LED with DC current at  $I_F = 5mA$ 

Appendix B: Sensor Register List

NOTES															11/10-bit data						- 4 is and	34- GI = II file																			
B0	GSSR	TOFS														ED[9:8]		EEN[9:8]		.UE[9:8]		EAR(9:8)																			
B1	GOFS	SLEEP	[0:5]ට	EEN[3:0]	nelarol	CAP_BLUE[3:0]	(E[3:0]	(etaro)	rnetarol	rneland	nelstol	uepsol	.uets:oj	.ueps:0]	scuetacol	CAP_CLEAR[3:0]										DATA_RED(9:8)		DATA_GREEN[9:8]		DATA_BLUE[9:8]		DATA_CLEAR(9:8)									
B2		EXTCLK	CAP_R	CAP_R CAP_GR	CAP_RED[3:0] CAP_GREEN[3:0]		CAP_CL																	1	:01	li li	(O:														
B3														INT_RED[7:0]	INT_RED[11:8]	INT_GREEN[7:0]	INT_GREEN[11:8]	INT_BLUE[7:0]	INT_BLUE[11:8]	INT_CLEAR[7:0]	INT_CLEAR[11:8]	DATA_RED[7:0]		DATA_GREEN[7:0]		DATA_BLUE[7:0]		DATA_CLEAR[7:0]		OFFSET_RED[6:0]	OFFSET_GREEN(6:0)	OFFSET_BLUE[6:0]	OFFSET_CLEAR(6:0)								
B4	NA						LINI	R_TNI	INT_G	INT_GR	B_TNI	INT_BI	INT_CI	INT_CL	DATA	N/A	DATA_G	N/A	DATA	N/A	DATALO	N/A		)																	
B	_	N/A	NA	NA	NA	NA	NA	NA	N/A	NA	NA	NA	NA	NA	NA	NA	NA	N.A.	NA	NA	NA										1		1		-		_				
98																																									
B7																							SIGN_RED	SIGN_GREEN	SIGN_BLUE	SIGN_CLEAR															
ACCESS	RW	RW	RW	RW	R/W	RW	RW	RW	RW	RW	RW	RW	R/W	R/W	R	R	Я	я	В	Я	R	R	Я	Я	я	Я															
TYPE	BITS	BITS	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER	NUMBER															
RESET (DEC)	0	0	15	15	15	15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0															
WIDTH	2	9	4	4	4	4	8	8	8	8	8	8	8	8	8	3	8	69	8	3	8	89	8	8	8	8															
MNEMONIC	CTRL	CONFIG	CAP_RED	CAP_GREEN	CAP_BLUE	CAP_CLEAR	INT_RED_LO	INT_RED_HI	INT_GREEN_LO	INT_GREEN_HI	INT_BLUE_LO	INT_BLUE_HI	INT_CLEAR_LO	INT_CLEAR_HI	DATA_RED_LO	DATA_RED_HI	DATA_GREEN_LO	DATA_GREEN_HI	DATA_BLUE_LO	DATA_BLUE_HI	DATA_CLEAR_LO	DATA_CLEAR_HI	OFFSET_RED	OFFSET_GREEN	OFFSET_BLUE	OFFSET_CLEAR															
ADD (HEX)	0	1	9	7	8	6	¥	В	0	a	3	F	10	11	40	17	42	43	44	45	46	47	97	67	44	48															
ADD (DEC)	0	1	9	7	8	6	10	11	12	13	14	15	16	17	99	99	99	29	99	69	0.2	71	2.2	73	74	75															
	N	Н						908	NBS	}							AT/	E DW	ПطΝ	MS			AT.	₩Œ	.38:	НО															

### 1) CTRL: Control Register

B7	B6	B5	B4	В3	B2	B1	В0
		N,	/A			GOFS	GSSR

N/A	Not available.
GSSR	Get sensor reading. Active high and automatically cleared. Result is stored in registers 64-71 (DEC).
GOFS	Get offset reading. Active high and automatically cleared. Result is stored in registers 72-75 (DEC).

### 2) CONFIG: Configuration Register

ĺ	В7	B6	B5	B4	В3	B2	B1	В0
			N/A			EXTCKL	SLEEP	TOFS

N/A	Not available.
EXTCLK	External clock mode. Active high.
SLEEP	Sleep mode. Active high and external clock mode only. Automatically cleared if otherwise.
TOFS	Trim offset mode. Active high.

### 3) CAP\_RED: Capacitor Settings Register for Red Channel

B7	B6	B5 B4		В3	B2	B1	В0
	N.	/A			CAP N	ED[3:0]	

N/A	Not available.
CAP_RED	Number of red channel capacitors.

### 4) CAP\_GREEN: Capacitor Settings Register for Green Channel

В7	В6	B5	B4	В3	B2	B1	В0
	N	′A			CAP_GR	EEN[3:0]	

N/A	Not available.
CAP_GREEN	Number of green channel capacitors.

### 5) CAP\_BLUE: Capacitor Settings Register for Blue Channel

B7	B6	B5 B4		В3	B2	B1	В0
	N,	/A			CAP_BL	UE[3.0]	

N/A	Not available.
CAP_BLUE	Number of blue channel capacitors.

### 6) CAP\_CLEAR: Capacitor Settings Register for Clear Channel

В7	B6	B5	B4	В3	B2	B1	В0
N/A					CAP_CL	EAR[3:0]	

N/A	Not available.
CAP_CLEAR	Number of clear channel capacitors.

### 7) INT\_RED: Integration Time Slot Setting Register for Red Channel

B7	В6	B5	B4	В3	B2	B1	В0
			(AP R	ED[7:0]			

B7	B6	B5	B4	В3	B2	B1	В0
N/A					INT_RE	D[11:8]	

INT_RED Number of red channel integration time slots.	
---	--

### 8) INT\_GREEN: Integration Time Slot Setting Register for Green Channel

	В7	В6	B5	B4	В3	B2	B1	В0
Γ				INT_GRI	EEN[7:0]			

В7	В6	B5	B4	В3	B2	B1	В0
	N,	′A			INT_GRE	EN[11:8]	

INT_GREEN
-----------

### 9) INT\_BLUE: Integration Time Slot Setting Register for Blue Channel

B7	B6	B5	B4	В3	B2	B1	В0
INT_BLUE[7:0]							

В7	B6	B5	B4	В3	B2	B1	В0
N/A					INT_BLU	JE[11:8]	

INT_BLUE	Number of blue channel integration time slots.
----------	--

### 10) INT\_CLEAR: Integration Time Slot Setting Register for Clear Channel

	В7	В6	B5	B4	В3	B2	B1	В0
Ī				INT_CLE	EAR[7:0]			

В7	В6	B5	B4	В3	B2	B1	В0
	N,	/A			INT_CLE	AR[11:8]	

INT\_CLEAR Number of clear channel integration time slots.

### 11) DATA\_RED\_LO: Low Byte Register of Red Channel Sensor ADC Reading

В7	В6	B5	B4	В3	B2	B1	В0
DATA_RED[7:0]							

DATA\_RED Red channel ADC data.

### 12) DATA\_RED\_HI: High Byte Register of Red Channel Sensor ADC Reading

B7	В6	B5	B4	B3	B2	B1	В0	
	N/A							

N/A	Not available.
DATA_RED	Red channel ADC data.

### 13) DATA\_GREEN\_LO: Low Byte Register of Green Channel Sensor ADC Reading

В7	В6	B5	B4	В3	B2	B1	В0	
DATA_GREEN[7:0]								

DATA\_GREEN Green channel ADC data.

### 14) DATA\_GREEN\_HI: High Byte Register of Green Channel Sensor ADC Reading

B7	В6	B5	B4	В3	B2	B1	В0
	N/A						

N/A	Not available.
DATA_GREEN	Green channel ADC data.

### 15) DATA\_BLUE\_LO: Low Byte Register of Blue Channel Sensor ADC Reading

B7	В6	B5	B4	В3	B2	B1	В0		
DATA_BLUE[7:0]									

DATA\_BLUE Blue channel ADC data.

### 16) DATA\_BLUE\_HI: High Byte Register of Blue Channel Sensor ADC Reading

B7	B6	B5	B4	B3	B2	B1	В0
	N/A						

N/A	Not available.
DATA_BLUE	Blue channel ADC data.

### 17) DATA\_CLEAR\_LO: Low Byte Register of Clear Channel Sensor ADC Reading

B7	B6	B5	B4	В3	B2	B1	В0
			DAIA CL	EAR[7:0]			

DATA\_CLEAR Clear channel ADC data.

### 18) DATA\_CLEAR\_HI: High Byte Register of Clear Channel Sensor ADC Reading

	В7	В6	B5	B4	B3	B2	B1	В0
ſ	N/A						DATA CL	_EAR[9:8]

N/A	Not available.
DATA_CLEAR	Clear channel ADC data.

### 19) OFFSET\_RED: Offset Data Register for Red Channel

B7	B6	B5	B4	В3	B2	B1	В0
SIGN_RED		OFFSET_RED[6:0]					

SIGN_RED	Sign bit. 0 = POSITIVE, 1 = NEGATIVE.
OFFSET_RED	Red channel ADC offset data.

### 20) OFFSET\_GREEN: Offset Data Register for Green Channel

B7	В6	B5	B4	В3	B2	B1	В0
SIGN_GREEN		OFFSET_GREEN[6:0]					

SIGN_GREEN	Sign bit. 0 = POSITIVE, 1 = NEGATIVE.
OFFSET_GREEN	Green channel ADC offset data.

### 21) OFFSET\_BLUE: Offset Data Register for Blue Channel

В7	В6	B5	B4	В3	B2	B1	В0
SIGN_BLUE		OFFSET_BLUE[6:0]					

SIGN_BLUE	Sign bit. 0 = POSITIVE, 1 = NEGATIVE.
OFFSET_BLUE	Blue channel ADC offset data.

### 22) OFFSET\_CLEAR: Offset Data Register for Clear Channel

В7	В6	B5	B4	В3	B2	B1	В0
SIGN_CLEAR		OFFSET_CLEAR[6:0]					

SIGN_CLEAR	Sign bit. 0 = POSITIVE, 1 = NEGATIVE.
OFFSET_CLEAR	Clear channel ADC offset data.

AVAGO