

## Description

The ADBS-A320 sensor is a small form factor (SFF) LED illuminated optical finger navigation system.
The ADBS-A320 is a low-power optical finger navigation sensor. It has a new, low-power architecture and automatic power management modes, making it ideal for batteryand power-sensitive applications such as mobile phones.

The ADBS-A320 is capable of high-speed motion detection - up to 15ips. In addition, it has an on-chip oscillator and integrated LED to minimize external components.
There are no moving parts which means high reliability and less maintenance for the end user. In addition, precision optical alignment is not required, facilitating high volume assembly.
The sensor is programmed via registers through either a serial peripheral interface or a two wire interface port. It is packaged in a 28 I/O surface mountable package.

The ADBS-A320 is designed for use with ADBL-A321 lens. The ADBL-A321 lens is the optical component necessary for proper operation of the sensor.

## Theory of Operation

The ADBS-A320 is based on Optical Finger Navigation (OFN) Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.
The ADBS-A320 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a communication system.

The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the $\Delta x$ and $\Delta y$ relative displacement values.

The host reads the $\Delta x$ and $\Delta y$ information from the sensor serial port if a motion interrupt is published. The microcontroller then translates the data into cursor navigation, rocker switch, scrolling or other system dependent navigation data.

## Features

- Low power architecture
- Surface mount technology (SMT) device
- Self-adjusting power-saving modes for longer battery life
- High speed motion detection up to 15 ips
- Self-adjusting frame rate for optimum performance
- Motion detect pin output
- Finger detect pin output
- Internal oscillator - no clock input needed
- Selectable 250,500, 750, 1000 and 1250 cpi resolution
- Dual $2.8 \mathrm{~V} / 1.8 \mathrm{~V}$ or single 2.8 V supply options
- Selectable Input/Output voltage at 2.8 V or 1.8 V nominal
- Serial peripheral interface (SPI) or Two wire interface (TWI)
- Integrated chip-on-board LED with wavelength of 870nm


## Applications

- Finger input devices
- Mobile devices
- Integrated input devices
- Battery-powered input device

Avago customers purchasing the ADBS-A320 OFN product are eligible to receive a royalty free license to our US patents 6977645, 6621483, 6950094, 6172354 and 7289649, for use in their end products.

## Pinout of ADBS-A320 Optical Sensor

| Pin | Name | Description | Input/Output pin | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | GND | Ground |  |  |
| 2 | XY_LED | XY LED driver connection |  | Must connect to LED- (see schematics fig 7a,7b) |
| 3 | MOTION | Motion Detect (active low output) | O (CMOS output) | Open when not used <br> Default active low signal, can be changed in <br> Motion_Control register 0x1d |
| 4 | GPIO | General Purpose Input / Output for FPD function | O (CMOS output) | Pin indicate Finger Presence Detection, OFN engine 0x60 must be enabled (see application note OFN A320 firmware design guide). <br> Open when not used |
| 5 | VDDIO | Voltage supply for I/O |  | Sets I/O voltage but not for nDREG_EN |
| 6 | IO_MOSI_A0 | TWI address set or Master Out Slave In | I (Schmitt trigger input) | SPI : MOSI (Master Out Slave In) signal <br> TWI : address select 0 <br> Open when not used |
| 7 | IO_CLK | Serial clock input | I (Schmitt trigger input) | Serial clock signal |
| 8 | IO_MISO_SDA | TWI serial data or Master In Slave Out | In SPI - CMOS output. <br> In TWI - open drain I/O | SPI : MISO (Master Input Slave Out) signal TWI : serial data signal |
| 9 | IO_NCS_A1 | TWI address set or Chip Select | I (Schmitt trigger input) | SPI : NCS (chip select) signal <br> TWI : address select 1 Open when not used Active low signal |
| 10 | NRST | Hardware Chip Reset | I (Schmitt trigger input) | Set to high when not used Active low signal |
| 11 | GND | Ground |  |  |
| 12 | ORIENT | Sensor orientation input | I (Schmitt trigger input) | Set to high when not used |
| 13 | SHTDWN | Shutdown (active high input) | I (Schmitt trigger input) | Set to low when not used Active high signal |
| 14 | VDDIO | Voltage supply for I/O |  | Sets I/O voltage but not for nDREG_EN |
| 15 | IO_SELECT | SPI / TWI Select | I (Schmitt trigger input) | TWI : GND or SPI : High |
| 16 | DVDD | Digital Supply voltage or Regulator Output voltage |  | In regulator disabled, supply 1.8 V . In regulator enabled, do not supply 1.8 V . |
| 17 | nDREG_EN | Digital Regulator enable signal | I (Schmitt trigger input) | Tie to VDDA to disable internal regulator or GND to supply 1.8 V to DVDD |
| 18 | NC | No Connect |  | No Connection |
| 19 | NC | No Connect |  | No Connection |
| 20 | VDDA | Analog Voltage input |  |  |
| 21 | GND | Ground |  |  |
| 22 | GND | Ground |  |  |
| 23 | NC | No Connect |  | No connection |
| 24 | LED- | LED Cathode |  | Must connect to XY_LED |
| 25 | LED- | LED Cathode |  | Must connect to XY_LED |
| 26 | LED- | LED Cathode |  | Must connect to XY_LED |
| 27 | LED+ | LED Anode |  | Provide 2.8 V supply voltage |
| 28 | GND | Ground |  |  |

[^0]
## Overview of Optical Sensor Assembly

Avago Technologies provides an IGES file drawing describing the cover plate molding features.
The components interlock as they are mounted onto defined features on the cover plate.

The ADBS-A320 sensor is designed for surface mounting on a PCB, looking up. There is an aperture stop and features on the package that align to the lens.


Figure 1a. Package outline drawing (bottom view)


Note:

1. Dimension in millimeters/inches
2. Coplanarity of pads $: 0.08 \mathrm{~mm}$
3. Non Cumulative Pad pitch tolerance : $\pm 0.10 \mathrm{~mm}$
4. Maximum flash : $\pm 0.2 \mathrm{~mm}$
5. Dimensional tolerance (unless otherwise stated) : $\pm 0.10 \mathrm{~mm}$
6. All critical dimensions are indicated by number enclosed in a circle.

Figure 2. Package outline drawing

## PCB Assembly Considerations

1. Surface mount the sensor and all other electrical components into PCB.
2. Reflow the entire assembly in a no-wash solder process.
3. Remove the protective kapton tape from optical aperture of the sensor and LED. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire assembly process. Recommend to hold the PCB first vertically for the kapton removal process.
4. Press fit the lens onto the sensor until there is no gap between the lens and sensor, with force up to a maximum 2.2 kg . Care must be taken to avoid contaminating or staining the lens. The lens piece has alignment posts which will mate with the alignment holes on the sensor package.
5. Place and secure the optical navigation cover onto the lens to ensure the sensor and lens components are always interlocked to the correct vertical height. The cover design has a foolproof feature to avoid wrong orientation of the cover.
6. The optical position reference for the PCB is set by the navigation cover and lens.
7. Install device top casing. There MUST be a feature in either top casing or bottom casing to press onto the sensor to ensure the sensor and lens components are always interlocked to the correct vertical height.

## Soldering Profile Information

| Max rising slope | $0.0^{\circ} \mathrm{C} / \mathrm{sec}$ to $3^{\circ} \mathrm{C} / \mathrm{sec}$ |
| :--- | :--- |
| Preheat time $150-200^{\circ} \mathrm{C}$, ts | $60-90 \mathrm{sec}$ |
| Time above Reflow $\left(\mathrm{T}_{\mathrm{L}}=220^{\circ} \mathrm{C}\right)$ | $50-100 \mathrm{sec}$ |
| Peak Temperature | $225-260^{\circ} \mathrm{C}$ |

The recommended soldering profile is shown below.



Note: Rectangular shape pad on PCB or FPC should match in size (1:1) to sensor center GND pad

Figure 3b. Recommended Customer's PCB PADOUT and spacing


Figure 3c. Recommended Customer's PCB PADOUT and spacing

[^1]As ADBS-A320 is a QFN package, it is meant to be a contactdown package. The critical area for soldering ADBS-A320 is on the terminal undersides, while the terminal sides are deemed as non-critical area, and thus not intended to be wet-table. The non-wetting of the terminal sides is due to
exposed copper on the package side (which is expected and accepted), occurred after the singulation step, which is a standard process in QFN assembly. This is in line with the Industry Standard (for more information, please refer to IPC-A-610D: Acceptability of Electronics Assemblies).


Figure 3d. Bottom view of A320 (QFN package)


Cross sectional views of one terminal side

Figure 3e. Cross sectional views of A320
Critical and Non-critical areas of QFN soldering in Figure 3d and 3e

| Feature | Dimension | Class 1 | Class 2 | Class 3 |
| :--- | :--- | :--- | :--- | :--- |
| Maximum Side Overhang | A | $50 \%$ W, Note 1 | 25\% W, Note 1 | 25\% W, Note 1 |
| Minimum End Joint Width | C | $50 \%$ W | $75 \%$ W | 75\% W |
| Minimum Side Joint Length | D | Note 4 | Note 4 | Note 4 |
| Minimum Fillet Height | F | Notes 2, 5 | Notes 2, 5 | Notes 2, 5 |
| Solder Fillet Thickness | G | Note 3 | Note 3 | Note 3 |
| Termination Height | H | Note 5 | Note 5 | Note 5 |
| Land Width | P | Note 2 | Note 2 | Note 2 |
| Termination Width | W | Note 2 | Note 2 | Note 2 |

## Notes

1. Should not violate minimum electrical clearance.
2. Unspecified parameter. Variable in size as determined by design.
3. Good wetting is evident.
4. Is not a visual attribute for inspection.
5. Terminal sides are not required to be solderable. Toe fillets are not required.


Figure 4.2D Assembly drawing of ADBS-A320


Figure 5a. Exploded Top view


Figure 5b. Exploded Bottom view


1. Recommended Material: Panlite ${ }^{\circledR}$ L-1225R HF05084R Emerge-PC-4310-OPQ Makrolon 2405
Lexan 21051
2. Cosmetic requirements on all surface shall be SPI-D3 finish, unless otherwise noted.
3. Formula for dimension, $T=(0.9 / n)-0.07$ where $\mathrm{n}=$ Refractive Index
4. Mirror finish surface to be SPI-A2

Note: (Unless otherwise specified)

Figure 6a. Top cover drawing design

## Important notes for top cover designs:

1. The recommended transmissivity of top cover window is between $86 \%-92 \%$ from 800 nm to 940 nm with worst case minimum of $80 \%$ and maximum of $97 \%$ across this range of light spectrum.
2. The Assert/ Deassert thresholds must be recalculated and set in the sensor accordingly during initialization to address variation of surface reflection and transmissivity for custom cover designs. (See OFN firmware application note and OFN mechanical guide application note for further details).


Figure 6b. Example of Transmissivity vs. Wavelength curve for standard Avago cover material





## I/O Voltage options (values listed are typical)

| Internal regulator status | nDREG <br> pin | $V_{\text {DDA }}$ | DV ${ }_{\text {DD }}$ | $V_{\text {DDIO }}$ | I/O pin interface voltage | Notes for DV ${ }_{\text {D }}$ | Notes for pin18 \& 19 connection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enabled | GND <br> (Fig 7a) | 2.8 V | Output 1.8 V with bypass capacitor 3.3uF | External 1.8 V or $V_{\text {DDA }}$ | $\begin{aligned} & 1.8 \mathrm{~V} \\ & \text { or } \\ & 2.8 \mathrm{~V} \end{aligned}$ | Do not use internal regulator output voltage as supply to other circuits. | MUST be No Connect (NC) |
| Disabled | $V_{\text {DDA }}$ <br> (Fig 7b) | 2.8 V | Input of 1.8 V with 0.01 uF and 1 uF | External 1.8 V <br> or $V_{\text {DDA }}$ | $\begin{aligned} & 1.8 \mathrm{~V} \\ & \text { or } \\ & 2.8 \mathrm{~V} \end{aligned}$ | Require external voltage supply. | Prefer if No Connect. Optional connection to GND allowed |

## Regulatory Requirements

- Passes FCC B and worldwide analogous emission limits when assembled following Avago Technologies recommendations.
- Passes IEC-55024 or CISPR 24 radiated susceptibility level when assembled following Avago Technologies recommendations.


## Absolute Maximum Ratings

| Parameter | Symbol | Minimum | Maximum | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Lead Solder Temp |  |  | 260 | ${ }^{\circ} \mathrm{C}$ | For 1.4 seconds |
| Moisture Sensitivity Level | MSL |  | 1 |  | Referring to JEDEC-J-STD-020. |
| Analog Supply Voltage | $\mathrm{V}_{\mathrm{DDA}}$ | -0.5 | 3.6 | V |  |
| I/O Supply Voltage | $\mathrm{V}_{\mathrm{DDIO}}$ | -0.5 | 3.6 | V |  |
| Digital Supply Voltage | DV DD | -0.5 | 2 | V |  |
| LED supply voltage | $\mathrm{V}_{\text {LED }+}$ | -0.5 | 3.6 | V |  |
| ESD (sensor only) |  |  | 2 | kV | All pins, human body model |
|  |  |  |  |  | JESD22-A114-E |

Note - Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are the stress ratings only and functional operation of the device at these or any other condition beyond those indicated may affect device reliability.

At power up, if $D V_{D D}$ is powered up before $V_{D D A}, D V_{D D}$ should never exceed $V_{\text {DDA }}$ by more than 0.7 V to avoid high inrush current. If $D V_{D D}$ is powered up before $V_{D D A}$, then $V_{\text {DDA }}$ must ramp up to stable voltage in less than 1.5 seconds. In this case high inrush current of up to 180 mA can be observed at DVD.

At power down, if $V_{D D A}$ is powered down before $D V_{D D}$ and $\mathrm{V}_{\text {DDIO, }}$, then $\mathrm{DV}_{\mathrm{DD}}$ must ramp down to OV in less than 1.5 seconds. In this case high inrush current of up to 180 mA can be observed at $\mathrm{DV}_{\mathrm{DD}}$.

## Recommended Operating Conditions

$\left.\begin{array}{lllllll}\hline \text { Parameter } & \text { Symbol } & \text { Minimum } & \text { Typical } & \text { Maximum } & \text { Units } & \text { Notes } \\ \hline \text { Operating Temperature } & \mathrm{T}_{\mathrm{A}} & -20 & & 60 & { }^{\circ} \mathrm{C} & \\ \hline \text { Analog supply voltage } & \text { V }_{\text {DDA }} & 2.6 & 2.8 & 3.3 & \text { Volts } & \text { Including } \mathrm{V}_{\text {NA }} \text { noise. } \\ \hline \text { I/O supply voltage } & \text { V }_{\text {DDIO }} & 1.65 & 1.8 \text { or } 2.8 & 3.3 & \text { Volts } & \begin{array}{l}\text { Including } \text { V }_{\text {NA }} \text { noise. Sets I/O } \\ \text { voltages but not for nDREG_EN. } \\ \text { See fig 7a, } 7 \mathrm{~b} \text {. }\end{array} \\ \hline \text { Digital supply voltage } & \text { DV } & & 1.65 & 1.8 & 1.95 & \text { Volts }\end{array} \begin{array}{l}\text { Input voltage supply when nDREG } \\ \text { pin is high. Input voltage supply } \\ \text { not required when nDREG is GND }\end{array}\right]$.

## AC Electrical Specifications

Electrical Characteristics at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=2.8 \mathrm{~V}, \mathrm{DV}$ DD $=1.8 \mathrm{~V}$.

| Parameter | Symbol | Minimum | Typical | Maximum | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Motion delay after reset | $\mathrm{t}_{\text {MOT-RST }}$ | 3.5 |  | 23 | ms | From Hard or Soft_RESET register write to valid register write/read and motion, assuming motion is present |
| Shutdown | tshtdwn |  |  | 50 | ms | From SHTDWN pin active to low current |
| Wake from shutdown | twakEup | 100 |  |  | ms | From SHTDWN pin inactive to valid motion. Refer to section "Notes on Shutdown", also note $\mathrm{t}_{\text {MOT-RST }}$ |
| MOTION rise time | $\mathrm{tr}_{\text {r-MOTION }}$ |  | 150 | 300 | ns | $C_{L}=100 \mathrm{pF}$ |
| MOTION fall time | tf-MOTION |  | 150 | 300 | ns | $C_{L}=100 \mathrm{pF}$ |
| SHTDWN pulse width | tp-SHTDWN | 150 |  |  | ms |  |
| NRST pulse width | $t_{\text {NRST }}$ | 20 |  |  | us | From edge of valid NRST pulse |
| Reset wait time after stable supply voltage | tvRT-NRST | 100 |  |  | ms |  |
| Transient Supply Current | $\mathrm{I}_{\text {DDT }}$ |  |  | 75 | mA | Max supply current for 500 usec for each supply voltages ramp from 0 to 3.3 V |

## DC Electrical Specifications

Electrical Characteristics at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=3.3 \mathrm{~V}, \mathrm{DV}$ DD $=1.95 \mathrm{~V}$ at default LED setting 13 mA .

| Parameter |  | Internal regulator Enabled |  | Internal regulator Disabled |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typical | Max | Typical | Max | Units | Notes |
| DC average supply current in Run mode | IV VDA | 1.80 | 2.50 | 0.90 | 1.10 | mA | GPIO=SHTDWN=pull low, IO_MISO=NRST=ORIENT=pull high. |
|  | IDD_LED+ | 1.30 | 1.80 | 1.30 | 1.80 | mA | GPIO=SHTDWN=pull low, IO_MISO=NRST=ORIENT=pull high. |
|  | I DV ${ }_{\text {DD }}$ | 0 | 0 | 0.90 | 1.40 | mA | GPIO=SHTDWN=pull low, IO_MISO=NRST=ORIENT=pull high. |
|  | Total | 3.10 | 4.30 | 3.10 | 4.30 | mA |  |
| DC average supply current in Rest1 mode | IV DDA | 0.20 | 0.30 | 0.10 | 0.15 | mA | GPIO=SHTDWN=pull low, IO_MISO=NRST=ORIENT=pull high. |
|  | IDD_LED+ | 0.20 | 0.40 | 0.20 | 0.40 | mA | $\begin{aligned} & \text { GPIO=SHTDWN=pull low, } \\ & \text { IO_MISO=NRST=ORIENT=pull high. } \end{aligned}$ |
|  | I DV ${ }_{\text {DD }}$ | 0 | 0 | 0.10 | 0.15 | mA | GPIO=SHTDWN=pull low, IO_MISO=NRST=ORIENT=pull high. |
|  | Total | 0.40 | 0.70 | 0.40 | 0.70 | mA |  |
| DC average supply current in Rest2 mode | IV DDA | 0.06 | 0.12 | 0.03 | 0.07 | mA | GPIO=SHTDWN=pull low, IO_MISO=NRST=ORIENT=pull high. |
|  | IDD_LED+ | 0.04 | 0.08 | 0.04 | 0.08 | mA | GPIO=SHTDWN=pull low, <br> IO_MISO=NRST=ORIENT=pull high. |
|  | $I_{\text {DV }}^{\text {DD }}$ | 0 | 0 | 0.03 | 0.05 | mA | GPIO=SHTDWN=pull low, <br> IO_MISO=NRST=ORIENT=pull high. |
|  | Total | 0.10 | 0.20 | 0.10 | 0.20 | mA |  |
| DC average supply current in Rest3 mode | IV DDA | 0.03 | 0.12 | 0.02 | 0.06 | mA | GPIO=SHTDWN=pull low, <br> IO_MISO=NRST=ORIENT=pull high. |
|  | IDD_LED+ | 0.01 | 0.03 | 0.01 | 0.03 | mA | GPIO=SHTDWN=pull low, <br> IO_MISO=NRST=ORIENT=pull high. |
|  | $I_{\text {DV }} \mathrm{DD}$ | 0 | 0 | 0.01 | 0.06 | mA | GPIO=SHTDWN=pull low, IO_MISO=NRST=ORIENT=pull high. |
|  | Total | 0.04 | 0.15 | 0.04 | 0.15 | mA |  |
| Analog shutdown supply current | IDDSHTDWN $V_{\text {DDA }}$ | 17 | 44.3 | 0 | 2 | $\mu \mathrm{A}$ | GPIO=pull low, SHTDWN= IO_MISO=NRST=ORIENT=pull high. |
| Analog shutdown supply current | IdDShtdwn VLED+ | 0 | 0.7 | 0 | 0.7 | $\mu \mathrm{A}$ | GPIO=pull low, SHTDWN= IO_MISO=NRST=ORIENT=pull high. |
| Digital shutdown supply current | IDDSHTDWN DV ${ }_{D D}$ | 0 | 0 | 3 | 15 | $\mu \mathrm{A}$ | GPIO=pull low, SHTDWN= IO_MISO=NRST=ORIENT=pull high. |

## DC Electrical Specifications

Electrical Characteristics at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=3.3 \mathrm{~V}, \mathrm{DV}$ DD $=1.95 \mathrm{~V}$ at default LED setting 13 mA .

| Parameter | Symbol | Minimum | Typical | Maximum | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V DDIO DC Supply Current | IV ${ }_{\text {DDIO }}$ |  |  | 10 | uA | Average current $\mathrm{V}_{\text {DIIIO }}$. |
| Analog peak supply current | IPEAK V ${ }_{\text {dDA }}$ |  |  | 2.5 | mA | At LED register setting of 40 mA . |
| LED+ peak supply current | IPEAK LED+ |  |  | 49.5 | mA | At LED register setting of 40 mA . |
| Digital Peak supply current | $I_{\text {PEAK }}$ DV ${ }_{\text {DD }}$ |  |  | 1.5 | mA | At LED register setting of 40 mA . |
| Input Low Voltage | $V_{\text {IL }}$ | -0.05 | 0 | $\mathrm{V}_{\text {DDIO }}{ }^{*} 0.35$ | V | IO_MOSI_A0, IO_CLK, IO_MISO_SDA, IO_NCS_A1, NRST, ORIENT, SHTDWN, IO_SELECT |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {DIIO }}{ }^{*} 0.7$ | VDDIO | $\mathrm{V}_{\text {DDIO }}+0.05$ | V | IO_MOSI_AO, IO_CLK, IO_MISO_SDA, IO_NCS_A1, NRST, ORIENT, SHTDWN, IO_SELECT |
| Input hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ | 100 |  |  | mV |  |
| Input leakage current | $l_{\text {leak }}$ |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ | IO_MOSI_AO, IO_CLK, IO_MISO_SDA, IO_NCS_A1, NRST, ORIENT, SHTDWN, IO_SELECT |
| Output Low Voltage | VoL |  |  | 0.2 | V | $\mathrm{l}_{\text {out }}=1.2 \mathrm{~mA}$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $V_{\text {DDIO-0.2 }}$ | V ${ }_{\text {dDIo-0.1 }}$ |  | V | $\mathrm{l}_{\text {out }}=600 \mathrm{uA}$ |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ |  |  | 10 | pF | MOSI, NCS, SCLK, SHTDWN |

## Notes on Power-up

The ADBS-A320 does not perform an internal power up self-reset; the NRST pin must be toggled every time power is applied. The appropriate sequence is as follows:

1. Apply power. See Notes on Power Up sequence below.
2. Set NCS pin high if using SPI. If TWI, then NCS_A1 will follow TWI address. Set Shutdown pin low and Orient. Set IO_Select pin to low (for TWI) or high (for SPI).
3. If in TWI mode, set A0 and A1 according to the Table TWI slave address in datasheet. This step is skipped if SPI mode is used.
4. In TWI, drive NRST low then high. This is optional for SPI. TWI slave address will only be selected after a NRST toggle is applied when A0 and A1 is set.
5. If in SPI mode, wait until sensor valid power up by reading Product ID register. If in TWI mode, skip this step.
6. If in SPI mode, perform soft reset by writing $0 \times 5 \mathrm{~A}$ to address 0x3a. In TWI mode, this is not required.
7. Write $0 x E 4$ to address $0 \times 60$.
8. Set Speed Switching, write $0 \times 62$ with $0 \times 12,0 \times 63$ with $0 x 0 \mathrm{E}$.
9. Check registers $0 \times 64$ with $0 \times 08,0 \times 65$ with $0 \times 06,0 \times 66$ with $0 \times 40,0 \times 67$ with $0 \times 08,0 \times 68$ with $0 \times 48,0 \times 69$ with $0 \times 0 a, 0 \times 6 a$ with $0 \times 50,0 \times 6 b$ with $0 \times 48$.
10. Check Assert/De-assert registers, 0x6d with 0xc4, 0x6e with $0 \times 34,0 \times 6 f$ with $0 \times 3 \mathrm{c}, 0 \times 70$ with $0 \times 18,0 \times 71$ with $0 \times 20$.
11. Check Finger Presence Detect register, $0 \times 75$ with $0 \times 50$.
12. IF XY Quantization is used, check $0 \times 73$ with $0 \times 99$ and $0 x 74$ with $0 x 02$.
13. Write $0 \times 10$ to register $0 \times 1 \mathrm{C}$. This will activate burst mode. If burst mode not used then skip this step.
14. Read from registers $0 \times 02,0 \times 03$ and $0 \times 04$ (or read these same 3 bytes from burst motion) one time regardless the state of the motion pin.
15. Check $0 \times 1$ a with $0 \times 00$ to set LED drive current to 13 mA .
16. At power down, see Notes on Power Down sequence below.

## Note on register settings

Please refer to the OFN A320 firmware design guide for tuning best Speed Switching, Assert/Deassert, Finger Presence Detect and XY Quantisation register settings.

## Notes on Power Up sequence

When internal regulator is enabled, nDREG_EN = Ground, apply $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDIO }}$ in any order.

When internal regulator is disabled, nDREG_EN = High, $V_{\text {DDA }}$ must be applied prior to DV DD. The sensor must power up from $V_{\text {DDA }}$ first to a stable voltage. Then apply DV ${ }_{\text {DD }}$. $V_{\text {DDIO }}$ can be applied in any order.
See Absolute Maximum Rating for other condition.
If $\mathrm{V}_{\text {DIIO }}$ is applied before $\mathrm{V}_{\text {DDA }}$ in internal regulator enabled or $V_{\text {DDIO }}$ is applied before $V_{\text {DDA }}$ and $D V_{D D}$ in internal regulator disabled, while all sensor I/O pins are at high or low, then a small leakage current of 1uA can be expected at $\mathrm{V}_{\text {DIIO. }}$

If $V_{\text {DDIO }}$ is applied before $V_{\text {DDA }}$ in internal regulator enabled or $\mathrm{V}_{\text {DDIO }}$ is applied before $\mathrm{V}_{\text {DDA }}$ and $\mathrm{DV}_{D D}$ in internal regulator disabled, while all sensor I/O pins are floating, then a leakage current of up to 1 mA can be expected at VDDIO.

If $\mathrm{V}_{\mathrm{DDIO}}$ is Grounded , then the TWI line will be pulled down and rendered not operational. $V_{\text {DDIO }}$ must be applied for I/O pins to be functional.

## Notes on Power Down sequence

During power down and internal regulator disabled, it is a MUST to ramp down $D V_{D D}$ first then followed by $V_{D D A}$ to 0 V or all at the same time. Do not power down VDDA before power down DV ${ }_{\text {DD }}$.

If $V_{D D A}$ is powered down before $\mathrm{DV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}$ should never exceed $V_{\text {DDA }}$ by more than 0.7 V to avoid high inrush current.

During power-up there will be a period of time after the power supply is high but before any clocks are available. See power sequence chart below reference to "Notes on Power up" steps.


Figure 8. Power up and down sequence

As in step 4, in TWI mode, the sensor must be toggle with hard reset. The hard reset via toggling NRST pin high to low then high again must observe tVRT-NRST and $t_{\text {NRST }}$. Then a time of $\mathrm{t}_{\text {MOT-RST }}$ must be observed before accessing the sensor registers via SPI or TWI ports. See two graphs for Hard reset condition.

If SPI mode is used, then hard reset is not required. Instead a soft reset can be employed. Note that time tVRT-NRST and $\mathrm{t}_{\text {MOT-RST }}$ must be observed before accessing SPI ports.

The Shutdown, Orient, IO_Select and TWI ports are stable after proper power up procedures.

The table below shows the state of the various pins during power-up and reset.

| State of Signal Pins After $V_{\text {DDA }}$ is Valid |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin | NCS high before reset | NCS Low before reset | After Reset |
| NCS | High | Low | Functional |
| MISO | Undefined | Functional | Depends on NCS |
| SCLK | Ignored | Functional | Depends on NCS |
| MOSI | Ignored | Functional | Depends on NCS |
| XY_LED | Undefined | Undefined | Functional |
| MOTION | Undefined | Undefined | Functional |
| SHTDWN | Must be low | Must be low | Functional |
| NRST | High | High | High |
| IO_Select | SPI: High, TWI:Low | SPI: High, TWI:Low | SPI: High, TWI:Low |
| ORIENT Top view | High | High | High |
| ORIENT Top view |  | Low | Low |
| GPIO | Undefined | Undefined | Undefined |

## Notes on Shutdown and Reset

The ADBS-A320 can be set in Shutdown mode by asserting or setting SHTDWN pin high. During the shutdown state, supply voltages $V_{D D I O}$ and $D V_{D D}$ must be maintained above the minimum level. If these conditions are not met, then the sensor must be restarted by powering down then powering up again for proper operation. Any register settings must then be reloaded.

During the shutdown state, supply voltages $\mathrm{V}_{\text {DIIO }}$ and $D V_{D D}$ must be maintained above the minimum level. For proper operation, SHTDWN pulse width must be at least tp-Shtdwn. Shorter pulse widths may cause the chip to enter an undefined state. In addition, the SPI or TWI port should not be accessed when SHTDWN is asserted. (Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted.) The table below shows the state of various pins during shutdown. After deasserting SHTDWN, wait twakEup before accessing the SPI port. Reinitializing the sensor from shutdown state will retain all register data that were written to the sensor prior to shutdown (see register table page 34 for list of registers). If the internal regulator is disabled and $\mathrm{V}_{\text {DDA }}$ is removed but $D V_{D D}$ is retained, reinitializing the sensor from shutdown state will retain all register data that were written to the sensor prior to shutdown. See register table page 34 for list of registers.

The reset of the sensor via Soft_RESET register or through the NRST pin would reset all registers to the default value. Any register settings must then be reloaded.

## Power management modes

The ADBS-A320 has three power-saving modes. Each mode has a different motion detection period, affecting response time to sensor motion (Response Time). The sensor automatically changes to the appropriate mode, depending on the time since the last reported motion (Downshift Time). The parameters of each mode are shown in the following table.

| Mode | Response Time <br> (nominal) | Downshift Time <br> (nominal) |
| :--- | :--- | :--- |
| Rest 1 | 19.5 ms | 250 ms |
| Rest 2 | 96 ms | 9.5 s |
| Rest 3 | 482 ms | 582 s |


| Pin | SHTDWN active |
| :---: | :---: |
| NCS | Functional* |
| MISO | Undefined |
| SCLK | Undefined |
| MOSI | Undefined |
| XY_LED | Low current |
| MOTION | Undefined |
| NRST | High |
| IO_Select | SPI:High, TWI:Low |
| ORIENT <br> Top view | High |
| ORIENT <br> Top view | Low |
| GPIO | Undefined |

*In Regulator disabled mode, NCS pin must be held to 1 (high) if SPI bus is shared with other devices.

Note: There are long wakeup times from shutdown. These features should not be used for power management during normal sensor motion.

## Motion Pin Timing

The motion pin is a level-sensitive output that signals the micro-controller when motion has occurred. The motion pin is lowered whenever the motion bit is set; in other words, whenever there is data in the Delta_X or Delta_Y registers. Clearing the motion bit (by reading Delta_Y and Delta_X, or writing to the Motion register) will put the motion pin high.

## LED Mode

For power savings, the LED will not be continuously on. ADBS-A320 will flash the LED only when needed.

## Serial Peripheral Interface (SPI)

## AC Electrical Specifications

Electrical Characteristics at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=2.8 \mathrm{~V}, \mathrm{DV}$ DD $=1.8 \mathrm{~V}$.

| Parameter | Symbol | Minimum | Typical | Maximum | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Port Clock Frequency | $\mathrm{f}_{\text {sclk }}$ |  |  | 1 | MHz | Active drive, 50\% duty cycle |
| MISO rise time | tr-MISO |  | 150 | 300 | ns | $C L=100 \mathrm{pF}$ |
| MISO fall time | tf-MISO |  | 150 | 300 | ns | $C L=100 \mathrm{pF}$ |
| MISO delay after SCLK | tDLY-MISO |  |  | 120 | ns | From SCLK falling edge to MISO data valid, no load conditions |
| MISO hold time | thold-MISO | 0.5 |  | 1/fSCLK | $\mu \mathrm{s}$ | Data held until next falling SCLK edge |
| MOSI hold time | thold-MOSI | 200 |  |  | ns | Amount of time data is valid after SCLK rising edge |
| MOSI setup time | tsetup-MOSI | 120 |  |  | ns | From data valid to SCLK rising edge |
| SPI time between write commands | tSWW | 30 |  |  | $\mu \mathrm{s}$ | From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte. |
| SPI time between write and read commands | tSWR | 20 |  |  | $\mu s$ | From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte. |
| SPI time between read and subsequent commands | $\begin{aligned} & \text { tSRW } \\ & \text { tSRR } \end{aligned}$ | 500 |  |  | ns | From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the address byte of the next command. |
| SPI read address-data delay | tSRAD | 4 |  |  | $\mu \mathrm{s}$ | From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. |
| NCS inactive after motion burst | tBEXIT | 500 |  |  | ns | Minimum NCS inactive time after motion burst before next SPI usage |
| NCS to SCLK active | tNCS-SCLK | 120 |  |  | ns | From NCS falling edge to first SCLK falling edge |
| SCLK to NCS inactive (for read operation) | tSCLK-NCS | 120 |  |  | ns | From last SCLK rising edge to NCS rising edge, for valid MISO data transfer |
| SCLK to NCS inactive (for write operation) | tSCLK-NCS | 20 |  |  | us | From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer |
| NCS to MISO high-Z | tNCS-MISO |  |  | 500 | ns | From NCS rising edge to MISO high-Z state |

The synchronous serial port is used to set and read parameters in the ADBS-A320, and to read out the motion information.

The port is a four wire serial port. The host micro-controller always initiates communication; the ADBS-A320 never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a micro-controller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.
The lines that comprise the SPI port:
SCLK: Clock input. It is always generated by the master (the micro-controller).

MOSI: Input data. (Master Out/Slave In)
MISO: Output data. (Master $\ln /$ Slave Out)
NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI \& SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

## Chip Select Operation

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

## Write Operation

Write operation, defined as data going from the microcontroller to the ADBS-A320, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a" 1 "as its MSB to indicate data direction. The second byte contains the data. The ADBS-A320 reads MOSI on rising edges of SCLK.


Figure 9. Write Operation


Figure 10. MOSI Setup and Hold Time

## Read Operation

A read operation, defined as data going from the ADBS-A320 to the micro-controller, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a " 0 " as its MSB to indicate data direction. The second byte contains the data and is driven by the ADBS-A320 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.


Figure 11. Read Operation


NOTE: The $0.5 / \mathrm{f}_{\text {SCLK }}$ minimum high state of SCLK is also the minimum MISO data hold time of the ADBS-A320. Since the falling edge of SCLK is actually the start of the next read or write command, the ADBS-A320 will hold the state of data on MISO until the falling edge of SCLK.

Figure 12. MISO Delay and Hold Time

## Required timing between Read and Write Commands

There are minimum timing requirements between read and write commands on the serial port.


Figure 13. Timing between two write commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay (tsww), then the first write command may not complete correctly.


Figure 14. Timing between write and read commands

If the rising edge of SCLK for the last address bit of the read command occurs before the required delay ( t sWR), the write command may not complete correctly.


Figure 15. Timing between read and either write or subsequent read commands

During a read operation SCLK should be delayed at least tsRAD after the last address data bit to ensure that the ADBS-A320 has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least tsRR or tSRW after the last SCLK rising edge of the last data bit of the previous read operation.

## Burst Mode Operation

Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Burst mode is activated by writing $0 \times 10$ to register $0 \times 1 \mathrm{c}$ IO_MODE. Then the burst mode data can be read by reading the Motion register 0x02. The ADBS-A320 will respond with the contents of the Motion, Delta_Y, Delta_ X, SQUAL, Shutter_Upper, Shutter_Lower and Maximum_ Pixel registers in that order. The burst transaction can be terminated after the first 3 bytes of the sequence are read by bringing the NCS pin high. After sending the register address, the micro-controller must wait $\mathrm{t}_{\text {SRAD }}$ and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data is latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at least $t_{\text {BEXIT }}$ to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.


## Figure 16. Motion Burst Timing

## Two - Wire Interface (TWI)

ADBS-A320 uses a two-wire serial control interface compatible with I2C. The parameters are listed below.
Electrical Characteristics at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=2.8 \mathrm{~V}, \mathrm{DV} \mathrm{DD}=1.8 \mathrm{~V}$.

| Parameter | Symbol | Minimum | Maximum | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | fscl |  | 400 | kHz |  |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated | thd;STA | 0.6 | - | $\mu \mathrm{s}$ |  |
| LOW period of the SCL clock | t Low | 1.0 | - | $\mu \mathrm{s}$ |  |
| HIGH period of the SCL clock | $t_{\text {HIGH }}$ | 0.6 | - | $\mu \mathrm{s}$ |  |
| Set up time for a repeated START condition | $\mathrm{t}_{\text {SU; }}$ STA | 0.6 | - | $\mu \mathrm{s}$ |  |
| Data hold time | thd;DAT | $0^{(2)}$ | $0.9{ }^{(3)}$ | $\mu \mathrm{s}$ |  |
| Data set-up time | $\mathrm{tsu}_{\text {; DAT }}$ | 100 | - | ns |  |
| Rise time of both SDA and SCL signals | $\mathrm{tr}_{\mathrm{r}}$ | $20+0.1 C_{b}{ }^{(4)}$ | 300 | ns |  |
| Fall time of both SDA and SCL signals | $\mathrm{tf}_{f}$ | $20+0.1 C_{b}{ }^{(4)}$ | 300 | ns |  |
| Set up time for STOP condition | $\mathrm{t}_{\text {Su; }}$ STO | 0.6 | - | $\mu \mathrm{s}$ |  |
| Bus free time between a STOP and START condition | $\mathrm{t}_{\text {BUF }}$ | 1.3 | - | $\mu \mathrm{s}$ |  |
| Capacitive load for each bus line | $C_{b}$ | - | 400 | pF |  |
| Noise margin at the LOW level for each connected device (including hysteresis) | $\mathrm{V}_{\mathrm{NL}}$ | 0.1 VDDA | - | V |  |
| Noise margin at the HIGH level for each connected device (including hysteresis) | $\mathrm{V}_{\mathrm{NH}}$ | 0.2 V VDA |  | V |  |

Notes:

1. All values referred to $\mathrm{V}_{\text {IHMIN }}$ and $\mathrm{V}_{\text {ILMAX }}$ levels.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $V_{\text {IHMIN }}$ of the $S C L$ signal) to bridge the undefined region of the falling edge of SCL.
3. The maximum has $t_{H D ; D A T}$ only to be met if the device does not stretch the LOW period ( $t_{\text {LOW }}$ ) of the SCL signal.
4. $C_{B}=$ total capacitance of one bus line in pF .

The ADBS-A320 responds to one of the following selectable slave device addresses depending on the IO_A0 and IO_A1 input pin state. These pins should be set to avoid conflict with any other devices that might be sharing the bus.

Table 1. TWI slave address

| A0 | A1 | Slave Address (Hex) |
| :--- | :--- | :--- |
| 0 | 0 | 33 |
| 0 | 1 | 37 |
| 0 | NC | $3 b$ |
| 1 | 0 | 53 |
| 1 | 1 | 57 |
| 1 | NC | $5 b$ |
| NC | 0 | 63 |
| NC | 1 | 67 |
| NC | NC | $6 b$ |

## Serial Transfer Clock and Serial Data signals

The serial control interface uses two signals: a serial transfer clock (SCL) signal and a serial data (SDA) signal. Always driven by the master, SCL synchronizes the serial transmission of data bits on SDA. The frequency of SCL may vary throughout a transfer, as long as the timing is greater than the minimum timing.
SDA is bi-directional. The host (master) can read from or write to the ADBS-A320. The host (typically a microcontroller) drives SCL and SDA in a write operation or requesting information from the ADBS-A320. The ADBS-A320 drives the SDA only under two conditions. First, when responding with an acknowledge (ACK) bit after receiving data from the host, or second, when sending data to the host at the host's request. Data is sent in Eight-bit packets.

## Start and Stop of Synchronous Operation

The host initiates and terminates all data transfers. Data transfers are initiated by driving SDA from high to low while holding SCL high. Data transfers are terminated by driving SDA from low to high while SCL is held high.


Figure 17. TWI Start and Stop operation

## Acknowledge/Not Acknowledge Bit

After a start condition, a single acknowledge/not acknowledge bit follows each Eight-bit data packet. The device receiving the data drives the acknowledge/not acknowledge signal on SDA. Acknowledge (ACK) is defined as 0 and not acknowledge (NAK) is defined as 1.

## Packet Formats

Read and write operations between the host and the ADBS-A320 use three types of host driven packets and one type of ADBS-A320 driven packet. All packets are eight bits long with the most significant bit first, followed by an acknowledge bit.

## Slave Device Address (DA)

Command packets contain a 7-bit ADBS-A320 device address and an active low read/write bit (R/W).


## Register Address Packets (RA)

The address packets contain an auto-increment (ai) bit and a 7-bit address. If the 'ai' bit is set, the slave will process data from successive addresses in successive bytes. For example, registers $0 x 01,0 x 02$, and $0 x 03$ can be written by setting the 'ai' bit to one with address $0 x 01$. The host would send three bytes of data, and the host would terminate with a $P$ condition.

| First bit of <br> packet | Last bit of <br> packet |
| :---: | :--- |
| Auto <br> increment | Register Address |


| Auto <br> increment=1, <br> No | RA[6] | RA[5] | RA[4] | RA[3] | RA[2] | RA[1] | RA[0] |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

```
increment=0
```


## Data Packet (DP)

Contains 8 data bits and may be sent by the host or the ADBS-A320.

| First bit of <br> packet |
| :--- |
| \begin{tabular}{\|c|c|c|c|c|c|c|c|}
\hline
\end{tabular}Last bit of <br> packet |
| $D P[7]$ |

## Host Driven Packets

The host initiates all data transmission with a START condition. Next, slave address and register address packets are sent. If there is a device address match, the ADBSA320 then responds to each Eight-bit data transmission with an acknowledge signal ( $\mathrm{SDA}=0$ ). Data is transmitted with the most significant bit first.

Figure 18. Host packets

## ADBS-A320 Driven Packets

By request of the host, the ADBS-A320 acknowledges a
read request and then outputs a data byte transmitting the most significant bit (7) first. If the host intends to continue the data transfer, the host acknowledges the ADBS-A320. If the host intends to terminate the transfer,

To terminate the transfer of host driven packets, the host follows the ADBS-A320's ACK with a STOP condition. The host can also issue a START condition after the ADBSA320's ACK if it wants to start a new data transfer.

it responds with not acknowledge (SDA $=1$ ), and then drives SDA to generate a STOP condition. The host can also drive a START condition if it wants to begin a new data transfer with the same ADBS-A320.


## Figure 19. Sensor packets

## Example: Writing Data to Sensor Registers

The host writes a value of $0 \times 02$ to address $0 \times 07$ in the following illustration.
The example ADBS-A320 address is $0 \times 57$.


Figure 20. TWI write

## Example: Single Byte Read from Sensor Register

The sensor reads a value $0 \times 01$ from the register address $0 \times 02$ in the following illustration. Again, the example ADBSA320 address is $0 \times 57$.


Figure 21. TWI single byte read

## Example: Polling of Status register (X-Y Motion Bit and Button bits)

To poll the STATUS register, the following structure can be used:


Figure 22. TWI polling

In this case, the host read ADBS-A320 data packets until the update bit (bit 4). Then the host could read successive registers using the ai bit example below.

Note: polling the Status register rather than using the DATA_RDY pin increases power consumption

## Example: Multiple-Byte Read from Sensor Register using'ai' bit

The ai is a useful feature, especially in the case of reading Delta_X, Delta_Y, and Delta_HI in succession once either the DATA_RDY interrupt pin and/or update bit in the STATUS register bit are set.

Once the ai bit is set, the slave will deliver data packets from successive addresses until the 'STOP' condition from the host.

In the example below, 3 bytes are read successively from registers $0 x 03,0 \times 04$, and $0 x 05$.


|  |
| :--- | :--- | :--- | :--- | :--- | :--- |

Figure 23. TWI ai bit

## SCL and SDA Timing




Figure 24. TWI SCL and SDA Timing

ADBS-A320 driven SDA


Figure 25. Sensor driven SDA

## ADBS-A320 I2C communication requirement

There are several I2C timing sequences which must be observed for OFN sensors. They are listed below.

## I2C during hard reset

During I2C communication and sensor hard reset via NRST, it is suggested to have I2C idle time of 5usec before and after NRST is released. The I2C lines, IO_MISO_SDA and IO_CLK has to be quiet 5usec before and after NRST is pulled high to ensure normal operation of the I2C lines. Any I2C communication before and after the I2C quiet time of 5usec period can continue on the I2C bus. See figure 26 for timing diagram.

I2C traffic


Figure 26. I2C quiet time during NRST

## I2C during shutdown after hard reset

I2C quiet time must be observed if shutdown is used after a hard reset is initiated. When hard reset or NRST is initiated, figure 26 requirements must be observed where 5usec I2C quiet time must be observed before and after NRST is set to high. Then if a shutdown is pulled high after NRST is high, another 5usec I2C quiet time is required before I2C bus line can continue communication. See figure 27 for the timing diagram.


Figure 27. I2C quiet time for shutdown after hard reset

## I2C during hard reset after shutdown

An I2C quiet time must be observed when a hard reset NRST is initiated after a valid shutdown. The I2C quiet time requirement for this condition is specified in this section although this operating condition is very unlikely to be used in most applications as it is not necessary to initiate hard reset after recovery from shutdown.

If NRST is pulled high within or after shutdown, an additional I2C quiet time of 275 usec for internal regulator enabled or 490 usec for internal regulator disabled, from shutdown being pulled low is needed on top of the 5usec before and after NRST being pulled high as mentioned earlier in figure 26. See figure 28 and Table for complete timing requirements.


Figure 28. I2C quiet time for hard reset after shutdown

|  | Internal regulator <br> enabled | Internal regulator <br> disabled |
| :--- | :--- | :--- |
| Time (usec) | 275 | 490 |

## Registers

The ADBS-A320 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

| Address | Register | Read/ <br> Write | Default Value | Address | Register | Read/ <br> Write | Default Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | Product_ID* | R | 0x83 | 0x40-0x5f | Reserved |  |  |
| 0x01 | Revision_ID* | R | 0x01 | 0x60 | OFN_Engine* | R/W | 0x00 |
| $0 \times 02$ | Motion | R/W | Any | 0x61 | Reserved |  |  |
| $0 \times 03$ | Delta_X | R | Any | 0x62 | OFN_Resolution* | R/W | $0 \times 1 \mathrm{a}$ |
| 0x04 | Delta_Y | R | Any | 0x63 | OFN_Speed_Control* | R/W | 0x04 |
| 0x05 | SQUAL | R | Any | 0x64 | OFN_Speed_ST12* | R/W | 0x08 |
| 0x06 | Shutter_Upper | R | Any | 0x65 | OFN_Speed_ST21* | R/W | 0x06 |
| 0x07 | Shutter_Lower | R | Any | 0x66 | OFN_Speed_ST23* | R/W | 0x40 |
| 0x08 | Maximum_Pixel | R | Any | 0x67 | OFN_Speed_ST32* | R/W | 0x08 |
| 0x09 | Pixel_Sum | R | Any | 0x68 | OFN_Speed_ST34* | R/W | 0x48 |
| 0x0a | Minimum_Pixel | R | Any | 0x69 | OFN_Speed_ST43* | R/W | 0x0a |
| 0x0b | Pixel_Grab | R/W | Any | 0x6a | OFN_Speed_ST45* | R/W | 0x50 |
| 0x0c | CRC0* | R | 0x00 | 0x6b | OFN_Speed_ST54* | R/W | 0x48 |
| 0x0d | CRC1* | R | 0x00 | 0x6c | Reserved |  |  |
| 0x0e | CRC2* | R | 0x00 | 0x6d | OFN_AD_CTRL* | R/W | 0xc4 |
| 0xOf | CRC3* | R | 0x00 | 0x6e | OFN_AD_ATH_HIGH* | R/W | 0x34 |
| 0x10 | Self_Test | W | 0x00 | 0x6f | OFN_AD_DTH_HIGH* | R/W | 0x3c |
| 0x11 | Configuration_Bits* | R/W | 0x00 | 0x70 | OFN_AD_ATH_LOW* | R/W | $0 \times 18$ |
| 0x12-0x19 | Reserved |  |  | 0x71 | OFN_AD_DTH_LOW* | R/W | 0×20 |
| $0 \times 1 \mathrm{a}$ | LED_Control* | R/W | 0x00 | 0x72 | Reserved |  |  |
| 0x1b | Reserved |  |  | 0x73 | OFN_Quantize_CTRL* | R/W | 0x99 |
| 0x1c | IO_Mode* | R/W | 0x00 | 0x74 | OFN_XYQ_THRESH* | R/W | 0x02 |
| 0x1d | Motion_Control | W | 0x00 | 0x75 | OFN_FPD_CTRL* | R/W | 0x50 |
| $0 \times 1 \mathrm{e}-0 \times 2 \mathrm{~d}$ | Reserved |  |  | 0x76 | Reserved |  |  |
| 0x2e | Observation | R/W | Any | 0x77 | OFN_Orientation_CTRL* | R/W | $0 \times 01$ |
| 0x2f-0x39 | Reserved |  |  |  |  |  |  |
| 0x3a | Soft_RESET | W | 0x00 |  |  |  |  |
| 0x3b | Shutter_Max_Hi* | R/W | 0x0b |  |  |  |  |
| 0x3c | Shutter_Max_Lo* | R/W | 0x71 |  |  |  |  |
| 0x3d | Reserved |  |  |  |  |  |  |
| 0x3e | Inverse_Revision_ID* | R | 0xFE |  |  |  |  |
| 0x3f | Inverse_Product_ID* | R | 0x7C |  |  |  |  |

* Note - Registers with * will retain the same register values before and after shutdown if the supply voltages remain above their minimum values. In any case where there is a need to disable VDDA during shutdown, it is advisable that the register values are reloaded after VDDA is enabled to prevent any loss in register settings during VDDA cycling.

Product_ID
Access: Read

Address: 0x00
Reset Value: 0x83

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | $\mathrm{PID}_{7}$ | $\mathrm{PID}_{6}$ | $\mathrm{PID}_{5}$ | $\mathrm{PID}_{4}$ | $\mathrm{PID}_{3}$ | $\mathrm{PID}_{2}$ | $\mathrm{PID}_{1}$ | $\mathrm{PID}_{0}$ |

Data Type: 8-Bit unsigned integer.
USAGE: This register contains a unique identification assigned to the ADBS-A320. The value in this register does not change; it can be used to verify that the serial communications link is functional.

| Revision_ID <br> Access: Read |  | Address: 0x01 <br> Reset Value: $0 \times 01$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{RID}_{7}$ | $\mathrm{RID}_{6}$ | $\mathrm{RID}_{5}$ | $\mathrm{RID}_{4}$ | $\mathrm{RID}_{3}$ | $\mathrm{RID}_{2}$ | $\mathrm{RID}_{1}$ | $\mathrm{RID}_{0}$ |

Data Type: 8-Bit unsigned integer.
USAGE: This register contains the IC revision. It is subject to change when new IC versions are released.

| Motion <br> Access: Read/Write |  | Address: 0x02 <br> Reset Value: Any |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | MOT | PIXRDY | PIXFIRST | OVF | Reserved | Reserved | Reserved | GPIO |

Data Type: Bit field.
USAGE: Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If the MOT bit is set, then the user should read registers $0 \times 03$ and $0 \times 04$ to get the accumulated motion. Read this register before reading the Delta_Y and Delta_X registers.
Writing anything to this register clears the MOT and OVF bits, Delta_Y and Delta_X registers. The written data byte is not saved.
Internal buffers can accumulate more than eight bits of motion for $X$ or $Y$. If either one of the internal buffers overflows, then absolute path data is lost and the OVF bit is set. This bit is cleared once some motion has been read from the Delta_X and Delta_Y registers, and if the buffers are not at full scale. Since more data is present in the buffers, the cycle of reading the Motion, Delta_X and Delta_Y registers should be repeated until the motion bit (MOT) is cleared. Until MOT is cleared, either the Delta_X or Delta_Y registers will read either positive or negative full scale. If the motion register has not been read for long time, at 500 cpi it may take up to 16 read cycles to clear the buffers, at 1000 cpi , up to 32 cycles. To clear an overflow, write anything to this register.

The PIXRDY bit will be set whenever a valid pixel data byte is available in the Pixel_Dump register. Check that this bit is set before reading from Pixel_Dump. To ensure that the Pixel_Grab pointer has been reset to pixel 0,0 on the initial write to Pixel_Grab, check to see if PIXFIRST is set to high.

| Field Name | Description |
| :---: | :---: |
| MOT | Motion since last report <br> 0 = No motion <br> $1=$ Motion occurred, data ready for reading in Delta_X and Delta_Y registers |
| PIXRDY | Pixel Dump data byte is available in Pixel_Dump register $0=$ data not available <br> 1 = data available |
| PIXFIRST | This bit is set when the Pixel_Grab register is written to or when the complete pixel array has been read, initiating an increment to pixel 0,0. <br> $0=$ Pixel_Grab data not from pixel 0,0 <br> $1=$ Pixel_Grab data is from pixel 0,0 |
| OVF | Motion overflow, $\Delta \mathrm{Y}$ and/or $\Delta \mathrm{X}$ buffer has overflowed since last report 0 = no overflow <br> 1 = Overflow has occurred |
| GPIO | Reports GPIO status (read only) $\begin{aligned} & 0=\text { low } \\ & 1=\text { high } \end{aligned}$ |


| Delta_X <br> Access: Read |  | Address: 0x03 <br> Reset Value: Any |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Field | $\mathrm{Y}_{7}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{0}$ |  |

Data Type: Eight bit 2's complement number.
USAGE: X movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.


|  |  | Delta X |
| :--- | :--- | :--- |
| ORIENT PIN HIGH | Maximum | +127 |
|  | Minimum | -127 |
| ORIENT PIN LOW | Maximum | +127 |
|  | Minimum | -127 |

NOTES: Avago RECOMMENDS that registers $0 \times 03$ and $0 \times 04$ be read sequentially.

Delta $Y$
Access: Read

Address: 0x04
Reset Value: Any

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | $\mathrm{X}_{7}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{4}$ | $\mathrm{x}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{x}_{1}$ | $\mathrm{x}_{0}$ |

Data Type: Eight bit 2's complement number.
USAGE: Y movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.


|  |  | Delta Y |
| :--- | :--- | :--- |
| ORIENT PIN HIGH | Maximum | +127 |
|  | Minimum | -127 |
| ORIENT PIN LOW | Maximum | +127 |
|  | Minimum | -128 |

[^2]SQUAL
Access: Read

Address: 0x05
Reset Value: Any

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | $\mathrm{SQ}_{7}$ | $\mathrm{SQ}_{6}$ | $\mathrm{SQ}_{5}$ | $\mathrm{SQ}_{4}$ | $\mathrm{SQ}_{3}$ | $\mathrm{SQ}_{2}$ | $\mathrm{SQ}_{1}$ | $\mathrm{SQ}_{0}$ |

Data Type: Upper 8 bits of a 9-bit unsigned integer.
USAGE: SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame. The maximum SQUAL register value is 167 . Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected.

| Shutter_Upper <br> Access: Read |  |  | Address: 0x06 Reset Value: Any |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{S}_{15}$ | $\mathrm{S}_{14}$ | $\mathrm{S}_{13}$ | $\mathrm{S}_{12}$ | $\mathrm{S}_{11}$ | $\mathrm{S}_{10}$ | S9 | $\mathrm{S}_{8}$ |
| Shutter_Lower <br> Access: Read |  |  | Address: 0x07 <br> Reset Value: Undefined |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{S}_{7}$ | $\mathrm{S}_{6}$ | $\mathrm{S}_{5}$ | $\mathrm{S}_{4}$ | $S_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ |

Data Type: Sixteen bit unsigned integer.
USAGE: Units are clock cycles. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is automatically adjusted.

| Maximum_Pixel <br> Access: Read |  | Address: 0x08 <br> Reset Value: Any |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $M P_{7}$ | $M P_{6}$ | $M P_{5}$ | $M P_{4}$ | $M P_{3}$ | $M P_{2}$ | $M P_{1}$ | $M P_{0}$ |

Data Type: Eight-bit number.
USAGE: Maximum Pixel value in current frame. Minimum value $=0$, maximum value $=254$. The maximum pixel value can vary with every frame.

| Pixel_Sum <br> Access: Read |  | Address: 0x09 <br> Reset Value: Any |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{AP}_{7}$ | $\mathrm{AP}_{6}$ | $\mathrm{AP}_{5}$ | $A P_{4}$ | $A P_{3}$ | $A P_{2}$ | $A P_{1}$ | $A P_{0}$ |

Data Type: High 8 bits of an unsigned 17-bit integer.
USAGE: This register is used to find the average pixel value. It reports the seven bits of a 16-bit counter, which sums all pixels in the current frame. It may be described as the full sum divided by 512. To find the average pixel value, use the following formula:
Average Pixel $=$ Register Value * 128/121 $=$ Register Value * 1.06
The maximum register value is 240 . The minimum is 0 . The pixel sum value can change every frame.

| Minimum_Pixel <br> Access: Read |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | Address: 0x0a <br> Reset Value: Any |  |  |  |
| Field | $\mathrm{MP}_{7}$ | $\mathrm{MP}_{6}$ | $\mathrm{MP}_{5}$ | $\mathrm{MP}_{4}$ | $\mathrm{MP}_{3}$ | $\mathrm{MP}_{2}$ | $\mathrm{MP}_{1}$ | $\mathrm{MP}_{0}$ |

Data Type: Eight-bit number.
USAGE: Minimum Pixel value in current frame. Minimum value $=0$, maximum value $=254$. The minimum pixel value can vary with every frame.

| Pixel_Grab <br> Access: Read/Write |  |  | Address: 0x0b Reset Value: Any |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{PD}_{7}$ | PD 6 | PD5 | PD 4 | $\mathrm{PD}_{3}$ | $\mathrm{PD}_{2}$ | PD 1 | PD0 |

Data Type: Eight-bit word.
USAGE: For test purposes, the sensor will read out the contents of the pixel array, one pixel per frame. To start a pixel grab, write anything to this register to reset the pointer to pixel 0,0 . Then read the PIXRDY bit in the Motion register. When the PIXRDY bit is set, there is valid data in this register to read out. After the data in this register is read, the pointer will automatically increment to the next pixel. Reading may continue indefinitely; once a complete frame's worth of pixels has been read, PIXFIRST will be set to high to indicate the start of the first pixel and the address pointer will start at the beginning location again. The pixel map address and corresponding sensor orientation is shown below.

| 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 |
| 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 |
| 75 | 74 | 73 | 72 | 71 | 70 | 69 | 68 | 67 | 66 | 65 | 64 | 63 | 62 | 61 | 60 | 59 | 58 | 57 |
| 94 | 93 | 92 | 91 | 90 | 89 | 88 | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | 79 | 78 | 77 | 76 |
| 113 | 112 | 111 | 110 | 109 | 108 | 107 | 106 | 105 | 104 | 103 | 102 | 101 | 100 | 99 | 98 | 97 | 96 | 95 |
| 132 | 131 | 130 | 129 | 128 | 127 | 126 | 125 | 124 | 123 | 122 | 121 | 120 | 119 | 118 | 117 | 116 | 115 | 114 |
| 151 | 150 | 149 | 148 | 147 | 146 | 145 | 144 | 143 | 142 | 141 | 140 | 139 | 138 | 137 | 136 | 135 | 134 | 133 |
| 170 | 169 | 168 | 167 | 166 | 165 | 164 | 163 | 162 | 161 | 160 | 159 | 158 | 157 | 156 | 155 | 154 | 153 | 152 |
| 189 | 188 | 187 | 186 | 185 | 184 | 183 | 182 | 181 | 180 | 179 | 178 | 177 | 176 | 175 | 174 | 173 | 172 | 171 |
| 208 | 207 | 206 | 205 | 204 | 203 | 202 | 201 | 200 | 199 | 198 | 197 | 196 | 195 | 194 | 193 | 192 | 191 | 190 |
| 227 | 226 | 225 | 224 | 223 | 222 | 221 | 220 | 219 | 218 | 217 | 216 | 215 | 214 | 213 | 212 | 211 | 210 | 209 |
| 246 | 245 | 244 | 243 | 242 | 241 | 240 | 239 | 238 | 237 | 236 | 235 | 234 | 233 | 232 | 231 | 230 | 229 | 228 |
| 265 | 264 | 263 | 262 | 261 | 260 | 259 | 258 | 257 | 256 | 255 | 254 | 253 | 252 | 251 | 250 | 249 | 248 | 247 |
| 284 | 283 | 282 | 281 | 280 | 279 | 278 | 277 | 276 | 275 | 274 | 273 | 272 | 271 | 270 | 269 | 268 | 267 | 266 |
| 303 | 302 | 301 | 300 | 299 | 298 | 297 | 296 | 295 | 294 | 293 | 292 | 291 | 290 | 289 | 288 | 287 | 286 | 285 |
| 322 | 321 | 320 | 319 | 318 | 317 | 316 | 315 | 314 | 313 | 312 | 311 | 310 | 309 | 308 | 307 | 306 | 305 | 304 |
| 341 | 340 | 339 | 338 | 337 | 336 | 335 | 334 | 333 | 332 | 331 | 330 | 329 | 328 | 327 | 326 | 325 | 324 | 323 |
| 360 | 359 | 358 | 357 | 356 | 355 | 354 | 353 | 352 | 351 | 350 | 349 | 348 | 347 | 346 | 345 | 344 | 343 | 342 |

Figure 29. Top view of pixel map address without lens


Sensor orientation mounted without lens

| 342 | 343 | 344 | 345 | 346 | 347 | 348 | 349 | 350 | 351 | 352 | 353 | 354 | 355 | 356 | 357 | 358 | 359 | 360 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 323 | 324 | 325 | 326 | 327 | 328 | 329 | 330 | 331 | 332 | 333 | 334 | 335 | 336 | 337 | 338 | 339 | 340 | 341 |
| 304 | 305 | 306 | 307 | 308 | 309 | 310 | 311 | 312 | 313 | 314 | 315 | 316 | 317 | 318 | 319 | 320 | 321 | 322 |
| 285 | 286 | 287 | 288 | 289 | 290 | 291 | 292 | 293 | 294 | 295 | 296 | 297 | 298 | 299 | 300 | 301 | 302 | 303 |
| 266 | 267 | 268 | 269 | 270 | 271 | 272 | 273 | 274 | 275 | 276 | 277 | 278 | 279 | 280 | 281 | 282 | 283 | 284 |
| 247 | 248 | 249 | 250 | 251 | 252 | 253 | 254 | 255 | 256 | 257 | 258 | 259 | 260 | 261 | 262 | 263 | 264 | 265 |
| 228 | 229 | 230 | 231 | 232 | 233 | 234 | 235 | 236 | 237 | 238 | 239 | 240 | 241 | 242 | 243 | 244 | 245 | 246 |
| 209 | 210 | 211 | 212 | 213 | 214 | 215 | 216 | 217 | 218 | 219 | 220 | 221 | 222 | 223 | 224 | 225 | 226 | 227 |
| 190 | 191 | 192 | 193 | 194 | 195 | 196 | 197 | 198 | 199 | 200 | 201 | 202 | 203 | 204 | 205 | 206 | 207 | 208 |
| 171 | 172 | 173 | 174 | 175 | 176 | 177 | 178 | 179 | 180 | 181 | 182 | 183 | 184 | 185 | 186 | 187 | 188 | 189 |
| 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 160 | 161 | 162 | 163 | 164 | 165 | 166 | 167 | 168 | 169 | 170 |
| 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 | 149 | 150 | 151 |
| 114 | 115 | 116 | 117 | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 130 | 131 | 132 |
| 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 |
| 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 |
| 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 |
| 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 |
| 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |

Figure 30. Top view of pixel map address with lens

## CRCO

Access: Read

Address: 0x0c
Reset Value: 0x00

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | $\mathrm{CRCO}_{7}$ | $\mathrm{CRCO}_{6}$ | $\mathrm{CRCO}_{5}$ | $\mathrm{CRCO}_{4}$ | $\mathrm{CRCO}_{3}$ | $\mathrm{CRCO}_{2}$ | $\mathrm{CRCO}_{1}$ | $\mathrm{CRCO}_{0}$ |

Data Type: Eight-bit number
USAGE: Register 0x0c reports the first byte of the system self test results. See Self Test register 0x10.

| CRC1 <br> Access: Read |  |  | Address: 0x0d Reset Value: 0x00 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Bit | 7 | 6 |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | CRC17 | CRC16 | $\mathrm{CRC1}_{5}$ | $\mathrm{CRC1}_{4}$ | $\mathrm{CRC1}_{3}$ | $\mathrm{CRC1}_{2}$ | CRC1 ${ }_{1}$ | CRC10 |

Data Type: Eight-bit number
USAGE: Register 0x0d reports the second byte of the system self test results. See Self Test register 0x10.

| CRC2 <br> Access: Read |  |  | Address: 0x0e <br> Reset Value: 0x00 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Bit | 7 | 6 |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | CRC27 | $\mathrm{CRC2}_{6}$ | CRC25 | $\mathrm{CRC}_{4}$ | $\mathrm{CRC2}_{3}$ | $\mathrm{CRC2}_{2}$ | CRC2 ${ }_{1}$ | CRC20 |

Data Type: Eight-bit number
USAGE: Register 0x0e reports the third byte of the system self test results. See Self Test register 0x10.

## CRC3

Access: Read

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | $\mathrm{CRC3}_{7}$ | $\mathrm{CRC3}_{6}$ | $\mathrm{CRC}_{5}$ | $\mathrm{CRC}_{4}$ | $\mathrm{CRC3}_{3}$ | $\mathrm{CRC}_{2}$ | $\mathrm{CRC3}_{1}$ | $\mathrm{CRC3}_{0}$ |

Data Type: Eight-bit number
USAGE: Register 0x0f reports the fourth byte of the system self test results. See Self Test register 0x10.
Self_Test Address: 0x10

Access: Write Reset Value: 0x00

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | TESTEN |

Data Type: Bit field
USAGE: Set the TESTEN bit in register $0 \times 10$ to start the system self-test. The test takes 250 ms . During this time, do not write or read through the SPI port. Results are available in the CRC0-3 registers. After self-test, reset the chip to start normal operation.
The procedure to start self test is as follows:-

1. Write $0 \times 5$ a to register $0 \times 3$ a to initiate soft reset. Do not load OFN registers.
2. Write data $0 \times F 6$ to register $0 \times 60$.
3. Write data $0 \times A A$ to register $0 \times 73$.
4. Write data $0 \times C 4$ to register $0 \times 63$.
5. Write $0 \times 01$ to register $0 \times 10$ to initiate self test.
6. Wait 250 ms .
7. Read from CRC0 from address $0 \times 0 \mathrm{c}, \mathrm{CRC} 1$ from address $0 \times 0 \mathrm{~d}, \mathrm{CRC} 2$ from address $0 \times 0 \mathrm{e}, \mathrm{CRC} 3$ from address 0xOf.

The results are as follows.

| CRC\# | Orient $=\mathbf{1}$ | Orient $=\mathbf{0}$ |
| :--- | :--- | :--- |
| CRC0 | $0 \times 36$ | $0 \times 33$ |
| CRC1 | $0 \times 72$ | $0 \times 8 E$ |
| CRC2 | $0 \times 7 F$ | $0 \times 24$ |
| CRC3 | $0 \times D 6$ | $0 \times 6 C$ |


| Field Name | Description |
| :--- | :--- |
| TESTEN | Enable System Self Test |
|  | $0=$ Disable |
|  | $1=$ Enable |


| Configuration_bits <br> Access: Read/Write |  | Address: $0 \times 11$ <br> Reset Value: $0 \times 00$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | RES | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |

Data Type: Bit field
USAGE: Register $0 \times 11$ allows the user to change the configuration of the sensor. The RES bit allows selection between 500 and 1000 cpi resolution.

| Field Name | Description |
| :--- | :--- |
| RES | Sets resolution |
|  | $0=500$ <br> $1=1000$ |

## Reserved

Address: 0x12-0x19

LED_Control
Access: Read/Write

Address: 0x1a
Reset Value: 0x00

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | Reserved | Reserved | Reserved | Reserved | Reserved | LED2 | LED1 | LED0 |

Data Type: Bit field
USAGE: Register 0x1a allows the user to change the LED drive current of the sensor.

| Field Name | Description |
| :--- | :--- |
| LED2:0 | $0 \times 00=13 \mathrm{~mA}$ |
|  | $0 \times 03=40 \mathrm{~mA}$ |
|  | $0 \times 05=9.6 \mathrm{~mA}$ |

Reserved Address: 0x1b
10_Mode
Access: Read/Write

Address: 0x1c
Access: Read/Write Reset Value: 0x00

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | Reserved | Reserved | Reserved | Burst | Reserved | SPI | Reserved | TWI |

Data Type: Bit field
USAGE: Register 0x1c allows the user to read the Input or Output mode of the sensor.

| Field Name | Description |
| :--- | :--- |
| Burst | Burst mode |
|  | $0=$ not in burst mode |
| 1 | $=$ In Burst mode |
| SPI | SPI mode |
| $0=$ not in SPI mode |  |
|  | $1=$ In SPI mode |
|  | TWI mode |
|  | $0=$ not in TWI mode |
| 1 | $=$ In TWI mode |
|  |  |


| Motion_Control <br> Access: Write |  |  | Address: 0x1d <br> Reset Value: $0 \times 00$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | Control | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |

Data Type: Bit field
USAGE: Register 0x1d allows the user to control and read the Motion pin state.

| Field Name | Description |
| :--- | :--- |
| Control | Motion control pin <br> $0=$ set Motion pin active low. Motion pin will go low when motion is present. <br>  <br>  |

## Reserved Address: $0 \times 1 \mathrm{e}-0 \times 2 \mathrm{~d}$

| Observation <br> Access: Read/Write |  | Address: 0x2e <br> Reset Value: Any |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | MODE $_{1}$ | MODE $_{0}$ | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |

Data Type: Bit field
USAGE: Register 0x2e provides bits that are set every frame. It can be used during ESD testing to check that the chip is running correctly. Writing anything to this register will clear the bits.

| Field Name | Description |
| :--- | :--- |
| MODE $_{1-0}$ | Mode Status: Reports which mode the sensor is in. |
|  | $00=$ Run |
|  | $01=$ Rest1 |
|  | $10=$ Rest2 |
|  | $11=$ Rest3 |

## Reserved

Address: 0x2f-0x39

| Soft_RESET <br> Access: Write |  | Address: 0x3a <br> Reset Value: $0 \times 00$ |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Field | $\mathrm{RST}_{7}$ | $\mathrm{RST}_{6}$ | $\mathrm{RST}_{5}$ | $\mathrm{RST}_{4}$ | $\mathrm{RST}_{3}$ | $\mathrm{RST}_{2}$ | $\mathrm{RST}_{1}$ | $\mathrm{RST}_{0}$ |  |

Data Type: 8-bit integer
USAGE: Write $0 \times 5$ A to this register to reset the chip. All settings will revert to default values.

| Shutter_Max_Hi <br> Access: Read/Write |  | Address: 0x3b <br> Reset Value: 0x0b |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{SMH}_{7}$ | $\mathrm{SMH}_{6}$ | $\mathrm{SMH}_{5}$ | $\mathrm{SMH}_{4}$ | $\mathrm{SMH}_{3}$ | $\mathrm{SMH}_{2}$ | $\mathrm{SMH}_{1}$ | $\mathrm{SMH}_{0}$ |

Data Type: 8-Bit integer
USAGE: This value is the upper 8-bit of shutter maximum open time. Shutter value represents pixel array exposure time in multiples of internal clock cycles with maximum value at 2929decimal.

| Shutter_Max_Lo <br> Access: Read/Write |  | Address: 0x3c <br> Reset Value: $0 \times 71$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{SML}_{7}$ | $\mathrm{SML}_{6}$ | $\mathrm{SML}_{5}$ | $\mathrm{SML}_{4}$ | $\mathrm{SML}_{3}$ | $\mathrm{SML}_{2}$ | $\mathrm{SML}_{1}$ | $\mathrm{SML}_{0}$ |

## Data Type: 8-Bit integer

USAGE: This value is the lower 8-bit of shutter maximum open time. Shutter value represents pixel array exposure time in multiples of internal clock cycles.

## Reserved Address: 0x3d

| Inverse_Revision_ID <br> Access: Read |  |  | Address: 0x3e Reset Value: 0xFE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | $\mathrm{NRID}_{7}$ | NRID ${ }_{6}$ | $\mathrm{NRID}_{5}$ | $\mathrm{NRID}_{4}$ | $\mathrm{NRID}_{3}$ | $\mathrm{NRID}_{2}$ | NRID $_{1}$ | NRID ${ }_{0}$ |

## Data Type: Inverse 8-Bit unsigned integer

USAGE: This value is the inverse of the Revision_ID. It can be used to test the SPI port.

| $l$Inverse_Product_ID <br> Access: Read |  | Address: 0x3f <br> Reset Value: $0 \times 7 \mathrm{C}$ |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Field | $\mathrm{NPID}_{7}$ | $\mathrm{NPID}_{6}$ | $\mathrm{NPID}_{5}$ | $\mathrm{NPID}_{4}$ | $\mathrm{NPID}_{3}$ | $\mathrm{NPID}_{2}$ | $\mathrm{NPID}_{1}$ | $\mathrm{NPID}_{0}$ |  |

Data Type: Inverse 8-Bit unsigned integer
USAGE: This value is the inverse of the Product_ID. It can be used to test the SPI port.

| OFN_Engine <br> Access: Read/Write |  |  | Address: 0x60 <br> Reset Value: $0 \times 00$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | Engine | Speed | Assert/ <br> Deassert | XYQ | Reserved | Finger | XY_Scale | Reserved |

Data Type: Bit field
USAGE: This register is used to set several properties of the sensor.

| Field Name | Description |
| :---: | :---: |
| Engine | Sets optical finger navigation properties. <br> $0=$ Disable properties <br> 1 = Enable properties |
| Speed | Sets speed switching <br> $0=$ Disable speed switching <br> 1 = Enable speed switching |
| Assert/Deassert | Sets Assert/Deassert mode 0 = Disable Assert/Deassert 1 = Enable Assert/Deassert |
| XY Q | Sets XY quantization <br> $0=$ Disable quantization <br> 1 = Enable quantization |
| Finger | Sets finger presence detection <br> $0=$ Disable finger presence detection <br> 1 = Enable finger presence detection |
| XY_Scale | Sets scaling factor for $X Y$ <br> $0=$ Disable scaling <br> 1 = Enable scaling |

## Reserved

Address: 0x61

| OFN_Resolution <br> Access: Read/Write |  | Address: 0x62 <br> Reset Value: 0x1a |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | Reserved | Reserved | WakeRES $_{2}$ | WakeRES $_{1}$ | WakeRES $_{0}$ | RES $_{2}$ | RES $_{1}$ | RES $_{0}$ |

Data Type: Bit field
USAGE: This register is used to set several properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| WakeRES $_{2: 0}$ | Sets resolution when sensor wakes up from rest modes. Effective is speed |
|  | switching is enabled. |
|  | $0 \times 01: 250 \mathrm{cpi}$ |
|  | $0 \times 02: 500 \mathrm{cpi}$ |
|  | $0 \times 03: 750 \mathrm{cpi}$ |
|  | $0 \times 04: 1000 \mathrm{cpi}$ |
|  | $0 \times 05: 1250 \mathrm{cpi}$ |
| RES $_{2: 0}$ | Reads resolution of sensor |
|  | $0 \times 01: 250 \mathrm{cpi}$ |
|  | $0 \times 02: 500 \mathrm{cpi}$ |
|  | $0 \times 03: 750 \mathrm{cpi}$ |
|  | $0 \times 04: 1000 \mathrm{cpi}$ |
|  | $0 \times 05: 1250 \mathrm{cpi}$ |
|  |  |

OFN_Speed_Control
Access: Read/Write

Address: 0x63
Reset Value: 0x04

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | Y_scale | X_scale | Reserved | Reserved | SP_IntVal1 | SP_IntVal0 | Low_cpi | Hi_cpi |

Data Type: Bit field
USAGE: This register is used to set several properties of the sensor.

| Field Name | Description |
| :---: | :---: |
| Y_scale | Sets scaling factor for Y axis $0=$ Disable <br> 1 = Enable scale of $Y^{*} 2$ |
| X_scale | Sets scaling factor for X axis $0=$ Disable <br> 1 = Enable scale of X * 2 |
| SPIntVal 1:0 | Speed switching checking interval $0 \times 00: 4 \mathrm{~ms}$ <br> 0x01: 8 ms (default) <br> $0 \times 02$ : 12 ms <br> 0x03: 16 ms |
| Low_cpi | Sets low cpi when in speed switching mode $\begin{aligned} & 0=\text { Disable } \\ & 1=\text { Enable } 250 \text { cpi } \end{aligned}$ |
| Hi_cpi | Sets high cpi when in speed switching mode $\begin{aligned} & 0=\text { Disable } \\ & 1=\text { Enable } 1250 \text { cpi } \end{aligned}$ |


| OFN_Speed_ST12 <br> Access: Read/Write |  | Address: 0x64 <br> Reset Value: 0x08 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |

Data Type: Bit field
USAGE: This register is used to set several speed switching properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| ST 7:0 | Sets resolution switching from step 1 to 2. Write in hexadecimal value. <br>  <br> Formula (in decimal) $=$ Velocity (inch per second) 8 |


| OFN_Speed_ST21 <br> Access: Read/Write |  | Address: $0 \times 65$ <br> Reset Value: $0 \times 06$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |

Data Type: Bit field
USAGE: This register is used to set several speed switching properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| ST 7:0 | Sets resolution switching from step 2 to 1. Write in hexadecimal value. |
|  | Formula (in decimal) = Velocity (inch per second) * 8 |

OFN_Speed_ST23
Access: Read/Write

Address: 0x66
Reset Value: 0x40

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |

Data Type: Bit field
USAGE: This register is used to set several speed switching properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| ST 7:0 | Sets resolution switching from step 2 to 3. Write in hexadecimal value. <br>  <br> Formula (in decimal) $=$ Velocity (inch per second) 8 |


| OFN_Speed_ST32 <br> Access: Read/Write |  | Address: 0x67 <br> Reset Value: $0 \times 08$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |

Data Type: Bit field
USAGE: This register is used to set several speed switching properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| ST 7:0 | Sets resolution switching from step 3 to 2. Write in hexadecimal value. <br>  Formula (in decimal) = Velocity (inch per second) * 8 |


| OFN_Speed_ST34 <br> Access: Read/Write |  |  | Address: 0x68 Reset Value: 0x48 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |
| Data Type: Bit field |  |  |  |  |  |  |  |  |
| USAGE: This register is used to set several speed switching properties of the sensor. |  |  |  |  |  |  |  |  |
| Field Name |  | Description |  |  |  |  |  |  |
| ST 7:0 |  | Sets resolution switching from step 3 to 4 . Write in hexadecimal value. Formula (in decimal) $=$ Velocity (inch per second) * 8 |  |  |  |  |  |  |


| OFN_Speed_ST43 <br> Access: <br> Read/Write |  | Address: 0x69 <br> Reset Value: 0x0a |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |

Data Type: Bit field
USAGE: This register is used to set several speed switching properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| ST 7:0 | Sets resolution switching from step 4 to 3. Write in hexadecimal value. <br>  |


| OFN_Speed_ST45 <br> Access: Read/Write |  | Address: $0 \times 6 \mathrm{a}$ <br> Reset Value: $0 \times 50$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |

Data Type: Bit field
USAGE: This register is used to set several speed switching properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| ST 7:0 | Sets resolution switching from step 4 to 5. Write in hexadecimal value. <br>  <br> Formula (in decimal) = Velocity (inch per second) * 8 |


| OFN_Speed_ST54 <br> Access: Read/Write |  | Address: 0x6b <br> Reset Value: 0x48 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | ST | ST | ST | ST | ST | ST | ST | ST |

Data Type: Bit field
USAGE: This register is used to set several speed switching properties of the sensor.

| Field Name | Description |
| :--- | :--- |
| ST 7:0 | Sets resolution switching from step 5 to 4. Write in hexadecimal value. |
|  | Formula (in decimal) = Velocity (inch per second) * 8 |

Reserved Address: 0x6c

OFN_AD_CTRL
Access: Read/Write

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | 1 | 1 | Reserved | Reserved | Reserved | ST_HIGH $_{2}$ | ST_HIGH ${ }_{1}$ | ST_HIGH $_{0}$ |

Data Type: Bit field
USAGE: This register is used to set Assert De-assert control. Must write 1 to bit 7 and 6 .

| Field Name | Description |
| :--- | :--- |
| ST_HIGH $_{2: 0}$ | $0 \times 01=$ lowest cpi setting (if lowest resolution is on then is 250 cpi or else |
|  | 500 cpi ) |
|  | $0 \times 02=$ low cpi setting |
|  | $0 \times 03=$ middle cpi setting |
|  | $0 \times 04=$ higher cpi setting (default) |
|  | $0 \times 05=$ highest cpi seting (if highest resolution is on then is 1250 cpi or else |
|  | 1000 cpi) |

## OFN_AD_ATH_HIGH

Access: Read/Write
Address: 0x6e
Reset Value: 0x34

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | ATH_H | ATH_H | ATH_H | ATH_H | ATH_H | ATH_H | ATH_H | ATH_H |

## Data Type: Bit field

USAGE: This register is used to set HIGH speed Assert shutter threshold.

| Field Name | Description |
| :--- | :--- |
| ATH_H 7:0 | Sets HIGH speed assert threshold. Write in hexadecimal value. <br> Formula (in decimal) $=$ Shutter value / 8. <br> It is recommended to have hysteresis of 60 to 100 between assert and <br> de-assert threshold. |


| OFN_AD_DTH_HIGH <br> Access: |  | Address: 0x6f <br> Reset Value: $0 \times 3 \mathrm{C}$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | DTH_H | DTH_H | DTH_H | DTH_H | DTH_H | DTH_H | DTH_H | DTH_H |

Data Type: Bit field
USAGE: This register is used to set HIGH speed De-assert shutter threshold.

| Field Name | Description |
| :--- | :--- |
| DTH_H 7:0 | Sets HIGH speed de-assert threshold. Write in hexadecimal value. <br>  <br>  <br> Formula (in decimal) $=$ Shutter value / 8. <br> It is recommended to have hysteresis of 60 to 100 between assert and <br> de-assert threshold. |


| OFN_AD_ATH_LOW <br> Access: <br> Read/Write |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reset Value: 0x18 |  |  |  |  |  |  |  |  |
| Field | ATH_L | ATH_L | ATH_L | ATH_L | ATH_L | ATH_L | ATH_L | ATH_L |

Data Type: Bit field
USAGE: This register is used to set LOW speed Assert shutter threshold.

| Field Name | Description |
| :--- | :--- |
| ATH_L 7:0 | Sets LOW speed assert threshold. Write in hexadecimal value. <br> Formula (in decimal) $=$ Shutter value / 8. <br> It is recommended to have hysteresis of 60 to 100 between assert and <br> de-assert threshold. |


| OFN_AD_DTH_LOW Access: Read/Write |  |  | Address: 0x71 <br> Reset Value: 0x20 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | DTH_L | DTH_L | DTH_L | DTH_L | DTH_L | DTH_L | DTH_L | DTH_L |

Data Type: Bit field
USAGE: This register is used to set LOW speed De-assert shutter threshold.

| Field Name | Description |
| :--- | :--- |
| DTH_L 7:0 | Sets LOW speed de-assert threshold. Write in hexadecimal value. <br>  <br>  <br> Formula $($ in decimal) $=$ Shutter value / 8. <br> It is recommended to have hysteresis of 60 to 100 between assert and <br> de-assert threshold. |

OFN_QUANTIZE_CTRL
Access: Read/Write

Address: 0x73
Reset Value: 0x99

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | YQ_ON | YQ_DIV $_{6}$ | YQ_DIV $_{5}$ | YQ_DIV $_{4}$ | XQ_ON $^{2}$ | XQ_DIV $_{2}$ | XQ_DIV $_{1}$ | XQ_DIV $_{0}$ |

Data Type: Bit field
USAGE: This register is used to set quatization for DeltaX and DeltaY. If both $X$ and $Y$ quantization modes are on, then only largest quantized X or Y will be reported.

| Field Name | Description |
| :--- | :--- |
| YQ_ON | $0=$ Y quantization off <br> $1=$ Y quantization On |
| YQ_DIV $6: 4$ | Quantization factor 2 2 YQ_DIV . Reported YQ = DY / 2YQ_DIV. |
| XQ_ON | $0=$ X quantization off <br> 1 |
| XQ quantization On |  |


| OFN_XYQ_THRESH <br> Access: <br> Read/Write |  | Address: 0x74 <br> Reset Value: $0 \times 02$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | Reserved | Reserved | Reserved | Reserved | Reserved | XYQ_M | XYQ_C | XYQ_C |

Data Type: Bit field
USAGE: This register is used to set quatization gradient for DeltaX and DeltaY.

| Field Name | Description |
| :--- | :--- |
| XYQ_M | Gradient of linear region |
|  | $0=$ Gradient 1 |
|  | $1=$ Gradient 2 |
| XYQ_C $C_{1: 0}$ | Indicates the offset of linear region (max of $C=3$ or $0 \times 03$ ) |

OFN_FPD_CTRL Address: 0x75

Access: Read/Write Reset Value: $0 \times 50$

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Field | Reserved | FPD_POL | FPD_TH | FPD_TH | FPD_TH | FPD_TH | FPD_TH | FPD_TH |

Data Type: Bit field
USAGE: This register is used to set finger presence detection control.

| Field Name | Description |
| :--- | :--- |
| FPD_POL | $0=$ GPIO is active LOW <br> $1=$ GPIO is active HIGH (default) |
| FPD_TH5:0 | Sets FPD threshold based on shutter value. Write in hexadecimal value. <br> Formula (in decimal):- Shutter value $/ 32$. |

## Reserved

Address: 0x76

| OFN_ORIENTATION_CTRL <br> Access: <br> Read/Write |  |  | Address: $0 \times 77$ <br> Reset Value: $0 \times 01$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Field | XY_SWAP | Y_INV | X_INV | Reserved | Reserved | Reserved | ORIENT $_{1}$ | ORIENT $_{0}$ |

Data Type: Bit field
USAGE: This register is used to set sensor orientation control after ORIENT pin is set.

| Field Name | Description |
| :---: | :---: |
| XY_SWAP | 0 = Normal sensor reporting of DX, DY. (default) <br> 1 = Swap data of DX to DY and DY to DX. |
| Y_INV | $\begin{aligned} & 0=\text { Normal sensor reporting of DY. (default) } \\ & 1=\text { Invert data of DY only. } \end{aligned}$ |
| X_INV | $\begin{aligned} & 0=\text { Normal sensor reporting of DX. (default) } \\ & 1=\text { Invert data of DX only. } \end{aligned}$ |
| ORIENT1:0 | Read only bits of Orient pin state $0 \times 00=$ mounted 90 deg clockwise (Orient pin is low) $0 \times 01$ = mounted 0deg (default, Orient pin is high, Figure 27) |

## Packing information

Packaging tape, reel and packing information.


## Reel information




[^0]:    Note when A0, A1 is in NC, the sensor will drive the pin to 0 or low.

[^1]:    Figure 3a. Recommended reflow profile

[^2]:    NOTES: Avago RECOMMENDS that registers $0 \times 03$ and $0 \times 04$ be read sequentially.

