ACPM-5040

3 x 3 mm Power Amplifier Module LTE Band-40 (2300-2400 MHz)

AVAGO

Data Sheet

Description

The ACPM-5040 is a fully matched 10-pin surface mount Power Amplifier Module developed (PAM) for TD-LTE Band-40 applications. This power amplifier module operates in the 2300-2400 MHz bandwidth. The ACPM-5040 meets stringent LTE (MPR = 0 dB) linearity requirements up to 27.7 dBm output power. The 3 x 3 mm form factor package is self contained, incorporating 50 ohm input and output matching networks.

The ACPM-5040 features the 5th generation of CoolPAM (CoolPAM5) circuit technology, which supports 3 power modes (active bypass, mid power and high power modes) with 2-bit digital control. The CoolPAM is a stage bypass PA technology enhancing PAE (power added efficiency) in the low and medium power ranges. The active bypass feature is added to CoolPAM-5 to enhance the PAE further in the low output power range and it enables to have exceptionally low quiescent current. It dramatically saves the average power consumption and accordingly extends the talk time of handsets with a given battery capacity.

A high performance directional coupler is integrated into the module and both coupling and isolation ports are available to support daisy chain connection for multiband applications. The integrated coupler has excellent coupler directivity, which minimizes the coupled output power variation or delivered power variation caused by the load mismatch from the antenna. The coupler directivity, or the output power variation into the mismatched load, is critical to the TRP and SAR performance of the mobile phones in real field operations as well as compliance tests for the system certifications.

Vref and a bias switch are integrated in the ACPM-5040, so an external LDO regulator and a bias switch transistor are not required. It also makes the PA fully digital-controllable by the Ven pin that simply turns the PA

Features

- Thin Package (0.9 mm typ.)
- Excellent Linearity
- 3-mode power control with Vbp and Vmode Bypass / Mid Power Mode / High Power Mode
- High Efficiency at max output power
- 10-pin surface mounting package
- Internal 50 ohm matching networks for both RF input and output
- Integrated coupler
 Coupler and Isolation ports for daisy chain
- Green Lead-free and RoHS compliant

Applications

• TD-LTE Band-40

Ordering Information

Part Number	Number of Devices	Container				
ACPM-5040-TR1	1000	178 mm (7") Tape/Reel				
ACPM-5040-BLK	100	Bulk				

Description (Cont.)

on and off from the digital control logic input from a baseband chip. All of the digital control input pins such as the Ven, Vmode and Vbp are fully CMOS logic compatible and "Hi" logic state can operate down to 1.35 V. The current consumption by digital control pins is negligible.

This power amplifier is fabricated with an advanced InGaP HBT (hetero-junction Bipolar Transistor) MMIC (microwave monolithic integrated circuit) process, offering state-of-the-art reliability, temperature stability and ruggedness.

Absolute Maximum Ratings

No damage assuming only one parameter is set at limit at a time with all other parameters set at or below nominal value Operation of any single parameter outside these conditions with the remaining parameters set at or below nominal values may result in permanent damage.

Description	Min.	Тур.	Max.	Unit	
RF Input Power (Pin)		0	10.0	dBm	
DC Supply Voltage (Vcc1, Vcc2)	0	3.4	5.0	V	
Enable Voltage (Ven)	0	2.6	3.3	V	
Mode Control Voltage (Vmode)	0	2.6	3.3	V	
Bypass Control (Vbp)	0	2.6	3.3	V	
Storage Temperature (Tstg)	-55	25	+125	°C	

Recommended Operating Condition

Description		Min.	Тур.	Max.	Unit
DC Supply Voltage (Vcc1, Vcc2)		3.2	3.4	4.2	V
Enable Voltage (Ven)	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Mode Control Voltage (Vmode)	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Bypass Control Voltage (Vbp)	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Operating Frequency (fo)		2300		2400	MHz
Ambient Temperature (Ta)	·	-20	25	90	°C

Operating Logic Table

Power Mode	Ven	Vmode	Vbp	Pout (LTE MPR $= 0$ dB)
High Power Mode	High	Low	Low	~ 27.7 dBm
Mid Power Mode	High	High	Low	~ 16.5 dBm
Bypass Mode	High	High	High	~ 7 dBm
Shut Down Mode	Low	Low	Low	-

Electrical Characteristics for LTE

- Conditions: Vcc = 3.4 V, Ven = 2.6 V, T = 25 Ω , Zin/Zout = 50 ohm
- Signal Configuration: 3GPP 10 MHz 12RB QPSK Up-Link unless specified otherwise.

Characteristics		Condition	Min.	Тур.	Max.	Unit	
Operating Frequency	/ Range		2300	_	2400	MHz	
Maximum Output Po	wer	LTE, MPR = 0 dB (High Power Mode)	27.7			dBm	
(High Power Mode)		LTE, MPR = 0 dB (Mid Power Mode)	16.5			dBm	
		LTE, MPR = 0 dB (Bypass Mode)	7			dBm	
Gain		High Power Mode, Pout = 27.7 dBm	25	27.7		dB	
		Mid Power Mode, Pout = 16.5 dBm	17	21.5	24	dB	
		Bypass Mode, Pout = 7 dBm	8	12.5	16	dB	
Power Added Efficier	ncy	High Power Mode, Pout = 27.7 dBm	32.6	36.4		%	
	•	Mid Power Mode, Pout = 16.5 dBm	14.5	20.1		%	
		Mid Power Mode, Pout = 13.5 dBm		14.5		%	
		Bypass Mode, Pout = 7 dBm	6.1	9.3		%	
		Bypass Mode, Pout = 3.5 dBm		6.4		%	
Total Supply Current		High Power Mode, Pout = 27.7 dBm		475	530	mA	
rotar suppry current		Mid Power Mode, Pout = 16.5 dBm		65	90	mA	
		Mid Power Mode, Pout = 13.5 dBm		45.3		mA	
		Bypass Mode, Pout = 7 dBm		15	23	mA	
		Bypass Mode, Pout = 7.5 dBm		9.6	23	mA	
Ouiescent Current		High Power Mode	75	106	135	mA	
Quiescent Current		Mid Power Mode	12	19	26	mA	
		Bypass Mode	2	4	6	mA	
Enable Current		71		4	100		
Enable Current		High Power Mode Mid Power Mode				μΑ	
						μΑ	
M		Bypass Mode				μΑ	
Mode Control Curren	ıt	Mid Power Mode				μΑ	
		Bypass Mode				μA μA	
Bypass Control Curre		Bypass		4		<u> </u>	
Total Current in Powe		Ven = 0 V, Vmode = 0 V, Vbp = 0 V				μΑ	
LTE	E-UTRA _{ACLR}	Pout < (maximum power -MPR)				dBc	
Adjacent Channel Leakage Ratio	UTRA _{ACLR1}	Pout < (maximum power -MPR)	4 100	dBc			
	UTRA _{ACLR2}	Pout < (maximum power -MPR)				dBc	
Harmonics	Second	High Power Mode, Pout = 27.7 dBm				dBc/1 MHz	
Suppression	Third	D /		-51		dBc/1 MHz	
RMS EVM		Pout < (maximum power -MPR)				% %	
Input VSWR		rout (maximum power with 5 db)		2:1		70	
Stability (Spurious O	utput)	VSWR 5:1, All phase		2.1	-60	dBc	
GPS Band Noise Pow		High Power Mode, Pout = 27.7 dBm		-143	-140	dBm/Hz	
ISM Band Noise Powe	,	High Power Mode, 20 MHz 100RB QPSK,		-143 -87	-80	dBm/Hz	
ISM BATIC NOISE FOWE	er (VCC – 3.2 V)	fc = 2390 MHz, Pout = 26.7 dBm 2420 ~ 2440 MHz		-07	-00	GBIII/FIZ	
		High Power Mode, 20 MHz 100RB QPSK, fc = 2390 MHz, Pout = 26.7 dBm 2440 ~ 2460 MHz		-102	-94	dBm/Hz	
		High Power Mode, 20 MHz 100RB QPSK, fc = 2390 MHz, Pout = 26.7 dBm 2460 ~ 2480 MHz		-111	-108	dBm/Hz	
Phase Discontinuity		low power mode \leftrightarrow mid power mode, at Pout = 7 dBm		31		deg	
		mid power mode \leftrightarrow high power mode, at Pout = 16 dBm		5		deg	
Ruggedness		Pout < 27.7 dBm, Pin < 10 dBm, All phase High Power Mode		10:1		VSWR	
Coupling factor		RF Out to CPL port		20		dB	
Delivered Power Varia Mismatch with Const		Load VSWR = 2.5:1 All Phase, Constant Pcpl		±0.3	±1.0	dB	
Daisy Chain Insertion	•	ISO port to CPL port, Ven = Low			0.25	dB	
·		· · · · · · · · · · · · · · · · · · ·					

At below 3.3 V operation, 0.5 dB backoff is allowed for maximum power output.

Electrical Characteristics for TD-SCDMA


– Conditions: Vcc = 3.4 V, Ven = 2.6 V, $T = 25^{\circ} \text{ C}$, Zin/Zout = 50 ohm

Characteristics		Condition	Min.	Typ.	Max.	Unit
Operating Frequenc	y Range		2300	-	2400	MHz
Gain		High Power Mode, Pout = 27.7 dBm	25	27.7		dB
		Mid Power Mode, Pout = 16 dBm	17	21.5		dB
		Bypass Mode, Pout = 6 dBm	8	12.5	16	dB
Power Added Efficiency		High Power Mode, Pout = 27.7 dBm	31.7	35.3		%
		Mid Power Mode, Pout = 16 dBm	12.9	19.5		%
		Bypass Mode, Pout = 6 dBm	5.5	8.5		%
Total Supply Current		High Power Mode, Pout = 27.7 dBm		490	545	mA
		Mid Power Mode, Pout = 16 dBm		60	90	mA
		Bypass Mode, Pout = 6 dBm		13	20	mA
Adjacent Channel	1.6 MHz offset	High Power Mode, Pout = 27.7 dBm		-42	-36	dBc
Leakage Ratio	3.2 MHz offset			-54	-46	dBc
,	1.6 MHz offset	Mid Power Mode, Pout = 16 dBm		-54	-36	dBc
	3.2 MHz offset			-67	-46	dBc
	1.6 MHz offset	Bypass Mode, Pout = 6 dBm		-45	-36	dBc
	3.2 MHz offset			-60	-46	dBc
Harmonics	Second	High Power Mode, Pout = 27.7 dBm		-32		dBc
Suppression	Third			-54		dBc

At below 3.3 V operation, 0.5 dB backoff is allowed for maximum power output.

Footprint

All dimensions are in millimeter




Pin Description


Pin#	Name	Description	Pin#	Name	Description
1	Vcc1	DC Supply Voltage	6	CPL	Coupling port of Coupler
2	RFin	RF Input	7	GND	Ground
3	Vbp	Bypass Control	8	ISO	Isolation port of Coupler
4	Vmode	Mode Control	9	RFOut	RF Out
5	Ven	PA Enable	10	Vcc2	DC Supply Voltage

Package Dimensions


All dimensions are in millimeter




Marking Specification




Metallization



Solder Mask Opening



Solder Paste Stencil Aperture



PCB Design Guidelines


The recommended PCB land pattern is shown in figures on the left side. The substrate is coated with solder mask between the I/O and conductive paddle to protect the gold pads from short circuit that is caused by solder bleeding/bridging.

Stencil Design Guidelines


A properly designed solder screen or stencil is required to ensure optimum amount of solder paste is deposited onto the PCB pads.

The recommended stencil layout is shown here. Reducing the stencil opening can potentially generate more voids. On the other hand, stencil openings larger than 100% will lead to excessive solder paste smear or bridging across the I/O pads or conductive paddle to adjacent I/O pads. Considering the fact that solder paste thickness will directly affect the quality of the solder joint, a good choice is to use laser cut stencil composed of 0.100 mm (4 mils) or 0.127 mm (5 mils) thick stainless steel which is capable of producing the required fine stencil outline.


Evaluation Board Schematic



Evaluation Board Description



Tape and Reel Information



DETAIL A


Dimension List


Annote	Millimeter
A0	3.40±0.10
В0	3.40±0.10
K0	1.35±0.10
D0	1.55±0.05
D1	1.60±0.10
P0	4.00±0.10
P1	8.00±0.10

Annote	Millimeter
P2	2.00±0.05
P10	40.00±0.20
E	1.75±0.10
F	5.50±0.05
W	12.00±0.30
Т	0.30±0.05

Tape and Reel Format – 3 mm x 3 mm

Reel Drawing





Plastic Reel Format (all dimensions are in millimeters)

NOTES:

- 1. Reel shall be labeled with the following information (as a minimum).
 - a. manufacturers name or symbol
 - b. Avago Technologies part number

← 18.4 max.

50 min.

- c. purchase order number
- d. date code
- e. quantity of units
- 2. A certificate of compliance (c of c) shall be issued and accompany each shipment of product.
- 3. Reel must not be made with or contain ozone depleting materials.
- 4. All dimensions in millimeters (mm)

Handling and Storage

ESD (Electrostatic Discharge)

Electrostatic discharge occurs naturally in the environment. With the increase in voltage potential, the outlet of neutralization or discharge will be sought. If the acquired discharge route is through a semiconductor device, destructive damage will result.

ESD countermeasure methods should be developed and used to control potential ESD damage during handling in a factory environment at each manufacturing site.

MSL (Moisture Sensitivity Level)

Plastic encapsulated surface mount package is sensitive to damage induced by absorbed moisture and temperature.

Avago Technologies follows JEDEC Standard J-STD 020B. Each component and package type is classified for moisture sensitivity by soaking a known dry package at

various temperatures and relative humidity, and times. After soak, the components are subjected to three consecutive simulated reflows.

The out of bag exposure time maximum limits are determined by the classification test describe below which corresponds to a MSL classification level 6 to 1 according to the JEDEC standard IPC/JEDEC J-STD-020B and J-STD-033.

ACPM-5040 is MSL3. Thus, according to the J-STD-033 p.11 the maximum Manufacturers Exposure Time (MET) for this part is 168 hours. After this time period, the part would need to be removed from the reel, de-taped and then re-baked. MSL classification reflow temperature for the ACPM-5040 is targeted at 260° C +0/-5° C. Figure and table on next page show typical SMT profile for maximum temperature of 260 +0/-5° C.


Moisture Classification Level and Floor Life

MSL Level	Floor Life (out of bag) at factory ambient = $< 30^{\circ}$ C/60% RH or as stated
1	Unlimited at = < 30° C/85% RH
2	1 year
2a	4 weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label

Note:

^{1.} The MSL Level is marked on the MSL Label on each shipping bag.

Reflow Profile Recommendations



Typical SMT Reflow Profile for Maximum Temperature = $260 + 0/-5^{\circ}$ C

Typical SMT Reflow Profile for Maximum Temperature = $260 + 0/-5^{\circ}$ C

Profile Feature	Sn-Pb Solder	Pb-Free Solder
Average ramp-up rate (T _L to T _P)	3° C/sec max	3° C/sec max
Preheat		
– Temperature Min (T _{smin})	100° C	150° C
– Temperature Max (T _{smax})	150° C	200° C
– Time (min to max) (t _s)	60-120 sec	60-180 sec
T_{smax} to T_{L}		
– Ramp-up Rate		3° C/sec max
Time maintained above:		
– Temperature (T _L)	183° C	217° C
– Time (T _L)	60-150 sec	60-150 sec
Peak temperature (T _P)	240 +0/-5° C	260 +0/-5° C
Time within 5° C of actual Peak Temperature (T _P)	10-30 sec	20-40 sec
Ramp-down Rate	6° C/sec max	6° C/sec max
Time 25° C to Peak Temperature	6 min max	8 min max

Storage Condition

Packages described in this document must be stored in sealed moisture barrier, antistatic bags. Shelf life in a sealed moisture barrier bag is 12 months at < 40° C and 90% relative humidity (RH) J-STD-033 p.7.

Out-of-Bag Time Duration

After unpacking the device must be soldered to the PCB within 168 hours as listed in the J-STD-020B p.11 with factory conditions < 30° C and 60% RH.

Baking

It is not necessary to re-bake the part if both conditions (storage conditions and out-of bag conditions) have been satisfied. Baking must be done if at least one of the conditions above have not been satisfied. The baking conditions are 125° C for 12 hours J-STD-033 p.8.

CAUTION

Tape and reel materials typically cannot be baked at the temperature described above. If out-of-bag exposure time is exceeded, parts must be baked for a longer time at low temperatures, or the parts must be de-reeled, de-taped, re-baked and then put back on tape and reel. (See moisture sensitive warning label on each shipping bag for information of baking).

Board Rework

Component Removal, Rework and Remount

If a component is to be removed from the board, it is recommended that localized heating be used and the maximum body temperatures of any surface mount component on the board not exceed 200° C. This method will minimize moisture related component damage. If any component temperature exceeds 200° C, the board must be baked dry per 4-2 prior to rework and/or component removal. Component temperatures shall be measured at the top center of the package body. Any SMD packages that have not exceeded their floor life can be exposed to a maximum body temperature as high as their specified maximum reflow temperature.

Removal for Failure Analysis

Not following the above requirements may cause moisture/ reflow damage that could hinder or completely prevent the determination of the original failure mechanism.

Baking of Populated Boards

Some SMD packages and board materials are not able to withstand long duration bakes at 125° C. Examples of this are some FR-4 materials, which cannot withstand a 24 hr bake at 125° C. Batteries and electrolytic capacitors are also temperature sensitive. With component and board temperature restrictions in mind, choose a bake temperature from Table 4-1 in J-STD 033; then determine the appropriate bake duration based on the component to be removed. For additional considerations see IPC-7711 and IPC-7721.

Derating due to Factory Environmental Conditions

Factory floor life exposures for SMD packages removed from the dry bags will be a function of the ambient environmental conditions. A safe, yet conservative, handling approach is to expose the SMD packages only up to the maximum time limits for each moisture sensitivity level as shown in next table. This approach, however, does not work if the factory humidity or temperature is greater than the testing conditions of 30° C/60% RH. A solution for addressing this problem is to derate the exposure times based on the knowledge of moisture diffusion in the component package materials ref. JESD22-A120). Recommended equivalent total floor life exposures can be estimated for a range of humidities and temperatures based on the nominal plastic thickness for each device.

Table on next page lists equivalent derated floor lives for humidities ranging from 20-90% RH for three temperature, 20° C, 25° C, and 30° C.

Table on next page is applicable to SMDs molded with novolac, biphenyl or multifunctional epoxy mold compounds. The following assumptions were used in calculating this table:

- 1. Activation Energy for diffusion = 0.35eV (smallest known value).
- 2. For \leq 60% RH, use Diffusivity = 0.121exp (-0.35eV/kT) mm²/s (this used smallest known Diffusivity @ 30° C).
- 3. For > 60% RH, use Diffusivity = 1.320exp (-0.35eV/kT) mm²/s (this used largest known Diffusivity @ 30° C).

Recommended Equivalent Total Floor Life (days) @ 20° C, 25° C & 30° C, 35° C

For ICs with Novolac, Biphenyl and Multifunctional Epoxies (Reflow at same temperature at which the component was classified) Maximum Percent Relative Humidity

Maximum Percent Relative Humidity	Mataka											
Package Type and Body Thickness	Moisture Sensitivity Level	5%	10%	20%	30%	40%	50%	60%	70 %	80%	90%	
Body Thickness ≥3.1 mm	Level 2a	∞	∞	94	44	32	26	16	7070	5	4	35° C
ncluding		∞	∞	124	60	41	33	28	10	7	6	30° C
PQFPs >84 pin,		∞	∞	167	78	53	42	36	14	10	8	25° C
PLCCs (square)		∞	∞	231	103	69	57	47	19	13	10	20° C
All MQFPs	Level 3	∞	∞	8	7	6	6	6	4	3	3	35° C
or All BGAs ≥1 mm		∞	∞	10	9	8	7	7	5	4	4	30° C
		∞	∞	13	11	10	9	9	7	6	5	25° (
		∞	∞	17	14	13	12	12	10	8	7	20° (
	Level 4	∞	3	3	3	2	2	2	2	1	1	35° (
		∞	5	4 5	4 5	4 5	3 5	3 4	3 3	2 3	2	30° (
		∞	6 8	5 7	5 7	5 7	5 7	4 6	5	4	3 4	25° (20° (
	Level 5	∞ ∞	2	2	2	2	1	1	1	1	1	35° (
	Level 5	∞	4	3	3	2	2	2	2	1	1	30° (
		∞	5	5	4	4	3	3	2	2	2	25° (
		∞	7	7	6	5	5	4	3	3	3	20° (
	Level 5a	∞	1	1	1	1	1	1	1	1	1	35° (
	2010.00	∞	2	1	1	1	1	1	1	1	1	30° (
		∞	3	2	2	2	2	2	1	1	1	25° (
		∞	5	4	3	3	3	2	2	2	2	20° (
Body 2.1 mm	Level 2a	∞	∞	∞	∞	58	30	22	3	2	1	35° (
≤ Thickness		∞	∞	∞	∞	86	39	28	4	3	2	30° (
<3.1 mm including		∞	∞	∞	∞	148	51	37	6	4	3	25° (
PLCCs (rectangular)		∞	∞	∞	∞	∞	69	49	8	5	4	20° (
18-32 pin	Level 3	∞	∞	12	9	7	6	5	2	2	1	35° (
SOICs (wide body)		∞	∞	19	12	9	8	7	3	2	2	30° (
SOICs ≥20 pins,		∞	∞	25	15	12	10	9	5	3	3	25° (
PQFPs ≤80 pins		∞	∞	32	19	15	13	12	7	5	4	20° (
	Level 4	∞	5	4	3	3	2	2	1	1	1	35° (
		∞	7	5	4	4	3	3	2	2	1	30° (
		∞	9	7	5	5	4	4	3	2	2	25° (
		∞	11	9	7	6	6	5	4	3	3	20° (
	Level 5	∞	3	2	2	2	2	1	1	1	1	35° (
		∞	4	3	3	2	2	2	1	1	1	30° (
		∞	5	4	3	3	3	3	2	1	1	25° (
	1	∞	6	5	5	4	4	4	3	3	2	20° (
	Level 5a	∞	1	1	1	1	1	1	1	0.5	0.5	35° (
		∞	2	1	1	1	1	1	1	0.5	0.5	30° (
		∞	2 3	2 2	2 2	2 2	2 2	2	1	1	1	25° (
Body Thickness <2.1 mm	Level 2a	∞	 ∞	∞	∞	∞	∞	2 17	2 1	0.5	0.5	20° (
ncluding	Level Za	∞	∞	∞	∞	∞	∞	28	1	1	1	30° (
SOICs < 18 pin		∞	∞	∞	∞	∞	∞	∞	2	1	1	25° (
All TQFPs, TSOPs		∞	∞	∞	∞	∞	∞	∞	2	2	1	20° (
or	Level 3	∞	∞	∞	∞	∞	8	5	1	0.5	0.5	35° (
All BGAs <1 mm body	Level 5	∞	∞	∞	∞	∞	11	7	1	1	1	30° (
thickness		∞	∞	∞	∞	∞	14	10	2	1	1	25° (
inextress		∞	∞	∞	∞	∞	20	13	2	2	1	20° (
	Level 4	∞	∞	∞	7	4	3	2	1	0.5	0.5	35° (
		∞	∞	∞	9	5	4	3	1	1	1	30° (
		∞	∞	∞	12	7	5	4	2	1	1	25° (
		∞	∞	∞	17	9	7	6	2	2	1	20° (
	Level 5	∞	∞	7	3	2	2	1	1	0.5	0.5	35° (
		∞	∞	13	5	3	2	2	1	1	1	30° (
		∞	∞	18	6	4	3	3	2	1	1	25° (
		∞	∞	26	8	6	5	4	2	2	1	20° (
	Level 5a	∞	7	2	1	1	1	1	1	0.5	0.5	35° (
		∞	10	3	2	1	1	1	1	1	0.5	30° (
		∞	13	5	3	2	2	2	1	1	1	25° (
				6	4	3	2	2	2	2	1	20° (

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

