AW12P7218BLK0MW

AW12P7218BLK0MW Datasheet

ATP AW12P7218BLK0MW

Part	Datasheet
AW12P7218BLK0MW	AW12P7218BLK0MW (pdf)

PDF Datasheet Preview
Electronics, Inc. 2590 North First Street, San Jose, CA 95131, U.S.A. Tel 408-732-5000 Fax 408-732-5055 ATP AW12P7218BLK0MW 4GB DDR3-1600 Wide Temperature UNBUFFERED ECC SODIMM DESCRIPTION The ATP AW12P7218BLK0MW is a high performance 4GB DDR3-1600 Industrial Grade Unbuffered ECC SODIMM SDRAM memory module. It is organized as 512M x 72 in a 204-pin Small Outline Dual-In-Line Memory Module SODIMM package. The module utilizes nine 512Mx8 DDR3 SDRAMs in FBGA package. The module consists of a 256-byte serial EEPROM, which contains the module configuration information. KEY FEATURES • Operation Temperature TA -40°C ~ +85°C • High Density 4GB 512M x 72 • DIMM Rank 1 Rank • Cycle Time 1.25ns 800MHz • CAS Latency 11 • Power supply 1.35V 1.28V~1.45V Backward compatible to 1.5V ±0.075V • Internal self calibration through ZQ • Burst lengths 8 • Auto & Self refresh • Asynchronous Reset • Minimum Thickness of Golden Finger 30 Micro-inch • refresh interval at lower than TCASE 85°C, refresh interval at 85°C < TCASE < 95 °C • Dynamic On Die Termination • Fly-by topology • PCB Height inches • RoHS compliant Part No. AW12P7218BLK0MW Max Freq 800MHz x2 Interface SSTL_15 PIN DESCRIPTION Pin Name A0~A9, A11~A15 A10/AP BA0~BA2 CAS CK0~CK1 CK0 ~ CK1 CKE0 DM0~DM8 DQ0~DQ63 DQS0~DQS8 Address Inputs Address Input/Auto precharge SDRAM Bank Address Column Address Strobe Clock Inputs, positive line Clock Inputs, negative line Clock Enables Data Masks Data Input/Output Data strobes DQS0 ~ DQS8 VREFDQ VREFCA A12/ BC VTT CB0~CB7 Data strobes, negative line Input/Output Reference Address Input/Burst chop Termination voltage DIMM ECC Check bits Your Ultimate Memory Solution! Pin Name ODT0 RAS CS0 SA0~SA1 SCL SDA VDD VDDSPD VSS RESET WE Event NC TEST On die termination Row Address Strobe Chip Selects SPD address Serial Presence Detect SPD Clock Input SPD Data Input/Output Core Power SPD Power Ground This signal resets the DDR3 SDRAM Write Enable Temperature sensor Event output No Connect Logic Analyzer specific test pin No connect on SO-DIMM Page 1 of 7 ATP AW12P7218BLK0MW

PDF Datasheet Preview

Electronics, Inc.
2590 North First Street, San Jose, CA 95131, U.S.A.

Tel 408-732-5000 Fax 408-732-5055

ATP AW12P7218BLK0MW
4GB DDR3-1600 Wide Temperature UNBUFFERED ECC SODIMM

DESCRIPTION The ATP AW12P7218BLK0MW is a high performance 4GB DDR3-1600 Industrial Grade Unbuffered ECC SODIMM SDRAM memory module. It is organized as 512M x 72 in a 204-pin Small Outline Dual-In-Line Memory Module SODIMM package. The module utilizes nine 512Mx8 DDR3 SDRAMs in FBGA package. The module consists of a 256-byte serial EEPROM, which contains the module configuration information.

KEY FEATURES
• Operation Temperature TA -40°C ~ +85°C
• High Density 4GB 512M x 72
• DIMM Rank 1 Rank
• Cycle Time 1.25ns 800MHz
• CAS Latency 11
• Power supply 1.35V 1.28V~1.45V

Backward compatible to 1.5V ±0.075V
• Internal self calibration through ZQ
• Burst lengths 8
• Auto & Self refresh
• Asynchronous Reset
• Minimum Thickness of Golden Finger 30 Micro-inch
• refresh interval at lower than TCASE 85°C, refresh interval at 85°C < TCASE < 95 °C
• Dynamic On Die Termination
• Fly-by topology
• PCB Height inches
• RoHS compliant

Part No. AW12P7218BLK0MW

Max Freq 800MHz x2

Interface SSTL_15

PIN DESCRIPTION

Pin Name

A0~A9, A11~A15 A10/AP

BA0~BA2

CAS CK0~CK1 CK0 ~ CK1 CKE0 DM0~DM8 DQ0~DQ63 DQS0~DQS8

Address Inputs Address Input/Auto precharge

SDRAM Bank Address

Column Address Strobe Clock Inputs, positive line Clock Inputs, negative line Clock Enables Data Masks Data Input/Output Data strobes

DQS0 ~ DQS8

VREFDQ VREFCA

A12/ BC VTT CB0~CB7

Data strobes, negative line

Input/Output Reference Address Input/Burst chop Termination voltage DIMM ECC Check bits

Your Ultimate Memory Solution!

Pin Name

ODT0 RAS

CS0 SA0~SA1 SCL SDA VDD VDDSPD VSS

RESET

WE Event NC

TEST

On die termination Row Address Strobe

Chip Selects

SPD address Serial Presence Detect SPD Clock Input SPD Data Input/Output Core Power SPD Power Ground This signal resets the DDR3 SDRAM

Write Enable

Temperature sensor Event output No Connect Logic Analyzer specific test pin No connect on SO-DIMM

Page 1 of 7

ATP AW12P7218BLK0MW

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived AW12P7218BLK0MW Datasheet file may be downloaded here without warranties.

Datasheet ID: AW12P7218BLK0MW 519555