




## 0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz

#### **Typical Applications**

The HMC707LP5(E) is ideal for:

- Cellular Infrastructure
- WiBro, WiMAX and LTE/4G
- Microwave Radio & VSAT
- Test Equipment and Sensors
- IF & RF Applications

#### **Functional Diagram**



#### Features

-2.5 to +29 dB Gain Control in 0.5 dB Steps Power-up State Selection High Output IP3: +38 dBm Low Noise Figure: 0.8 dB TTL/CMOS Compatible Serial, Parallel, or Latched Parallel Control

±0.25 dB Typical Step Error

Single +3V and +5V Supply

32 Lead 5x5mm SMT Package: 25mm<sup>2</sup>

#### **General Description**

The HMC707LP5(E) is a digitally controlled variable gain amplifier which operates from 700 MHz to 1200 MHz, and can be programmed to provide between -2.5 dB attenuation and 29 dB of gain, in 0.5 dB steps. The HMC707LP5(E) delivers noise figure of 0.8 dB in its maximum gain state, with output IP3 of up to +38 dBm. The dual mode gain control interface accepts either three wire serial input or 6-bit parallel word. The HMC707LP5(E) also features a user selectable power up state and a serial output for cascading other Hittite serially controlled components. For 1900 MHz applications please refer to the HMC708LP5(E) data sheet.

#### **Electrical Specifications**, $T_A = +25^{\circ}$ C, Rbias = 820 Ohms for Vdd = +5V, Rbias = 4.7 kOhms for Vdd = +3V, Vdd = Vdd1 = Vdd2

Damanatan	Min.	Тур.	Max.	Min.	Тур.	Max.	Linita
Parameter	Vdd = +3V		Vdd = +5V			Units	
Frequency Range		0.7 - 1.2			0.7 - 1.2		GHz
Gain (Maximum Gain State)	24	27.5		25	29		dB
Gain Control Range		31.5			31.5		dB
Input Return Loss		11			14		dB
Output Return Loss		12.5			15.5		dB
Attenuation Accuracy: (Referenced to Maximum Gain State)	$\pm (0.3 + 4.5\%)$ of Attenuation Setting $\pm (0.3 + 4.5\%)$ of Attenuation Setting		tion Setting	dB			
Output Power for 1 dB Compression	12	15		18	21		dBm
Output Third Order Intercept Point		33 [1]			38.5 <sup>[2]</sup>		dBm
Noise Figure		0.8			0.8		dB
Switching Characteristics tRISE, tFALL (50% CTL to 90% RF)		-			205 / 180		ns
Current Amp 1	25	35	45	68	88	115	mA
Current Amp 2	130	155	190	130	155	190	mA


[1] Two-tone output power @ -10 dBm [2] Two-tone output power @ -5 dBm








#### Maximum Gain vs. Frequency [1]




#### Input Return Loss

(Only Major States are Shown)




Output IP3 vs. Tone Power [1]




[1] Maximum gain state with digital attenuation set to minimum attenuation

Normalized Attenuation




#### Output Return Loss

(Only Major States are Shown)



#### Output IP3 vs. Attenuation @ 900 MHz






# ROHS

### 0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz


#### Bit Error vs. Frequency

(Only Major States are Shown)




**Relative Phase vs. Frequency** 


(Only Major States are Shown)



Noise Figure vs. Frequency




#### Bit Error vs. Attenuation State




Step Error vs. Frequency

(Only Major States are Shown)




Noise Figure vs. Attenuation @ 900 MHz






Output IP3 & Supply Current vs. Supply Voltage @ 900 MHz




Output IP3 & Supply Current vs. Rbias @ 900 MHz




#### Option 1<sup>[1]</sup> : Amp1 + 6-Bit DAT only


#### Gain & Return Loss [1] [2]



Noise Figure vs. Frequency <sup>[1] [2]</sup>



#### Output IP3 vs. Attenuation @ 900 MHz [1]




[1] See Application Circuit [2] Maximum gain state with digital attenuator set to minimum attenuation





Option 2<sup>[1]</sup>: 6-Bit DAT + Amp2 only






#### Serial Control Interface

The HMC707LP5(E) contains a 3-wire SPI compatible digital interface (SERIN, CLK, LE). It is activated when P/S is kept high. The 6-bit serial word must be loaded MSB first. The positive-edge sensitive CLK and LE requires clean transitions. Standard logic families work well. If mechanical switches were used, sufficient debouncing should be provided. When LE is high, 6-bit data in the serial input register is transferred to the attenuator. When LE is high CLK is masked to prevent data transition during output loading.

When P/S is low, 3-wire SPI interface inputs (SERIN, CLK, LE) are disabled and serial input register is loaded asynchronously with parallel digital inputs (D0-D5). When LE is high, 6-bit parallel data is transferred to the attenuator.

For all modes of operations, attenuation state will stay constant while LE is kept low.




[1] See Application Circuit [2] Maximum gain state with digital attenuator set to minimum attenuation



## ROHS V

## 0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz

#### Timing Diagram (Latched Parallel Mode)



Parameter	Тур.
Min. serial period, t <sub>scк</sub>	100 ns
Control set-up time, t <sub>cs</sub>	20 ns
Control hold-time, t <sub>CH</sub>	20 ns
LE setup-time, t <sub>LN</sub>	10 ns
Min. LE pulse width, t <sub>LEW</sub>	10 ns
Min LE pulse spacing, $t_{LES}$	630 ns
Serial clock hold-time from LE, $t_{_{CKN}}$	10 ns
Hold Time, t <sub>PH</sub>	0 ns
Latch Enable Minimum Width, t <sub>LEN</sub>	10 ns
Setup Time, t <sub>PS</sub>	2 ns

#### Parallel Mode (Direct Parallel Mode & Latched Parallel Mode)

Note: The parallel mode is enabled when P/S is set to low.

**Direct Parallel Mode** - The attenuation state is changed by the Control Voltage Inputs directly. The LE (Latch Enable) must be at a logic high to control the attenuator in this manner.

**Latched Parallel Mode** - The attenuation state is selected using the Control Voltage Inputs and set while the LE is in the Low state. The attenuator will not change state while LE is Low. Once all Control Voltage Inputs are at the desired states the LE is pulsed. See timing diagram above for reference.

#### **Power-Up States**

If LE is set to logic LOW at power-up, the logic state of PUP1 and PUP2 determines the power-up state of the part per PUP truth table. If the LE is set to logic HIGH at power-up, the logic state of D0-D5 determines the power-up state of the part per truth table. The DVGA latches in the desired power-up state approximately 200 ms after power-up.

#### **Power-On Sequence**

The ideal power-up sequence is: GND, Vdd, digital inputs, RF inputs. The relative order of the digital inputs are not important as long as they are powered after Vdd / GND

#### **Control Voltage Table**

State	Vdd = +3V	Vdd = +5V
Low	0 to 0.5V @ <1 µA	0 to 0.8V @ <1 µA
High	2 to 3V @ <1 µA	2 to 5V @ <1 µA

#### **PUP Truth Table**

LE	PUP1	PUP2	Gain Relative to Maximum Gain		
0	0	0	-31.5		
0	1	0	-24		
0	0	1	-16		
0	1	1 1 Insertion Loss			
1 X X 0 to -31.5 dB					
Note: Power-Up with LE= 1 provides normal parallel operation with D0 - D5, and PUP1 and PUP2 are not active.					

Truth Table

Control Voltage Input						Reference
D5	D4	D3	D2	D1	D0	Insertion Loss
High	High	High	High	High	High	0 dB
High	High	High	High	High	Low	-0.5 dB
High	High	High	High	Low	High	-1 dB
High	High	High	Low	High	High	-2 dB
High	High	Low	High	High	High	-4 dB
High	Low	High	High	High	High	-8 dB
Low	High	High	High	High	High	-16 dB
Low	Low	Low	Low	Low	Low	-31.5 dB
	Any combination of the above states will provide an attenuation equal to the sum of the bits selected.					





#### Typical Supply Current vs. Vdd (Rbias = 820 $\Omega$ for Vdd= 5V. Rbias= 4.7k $\Omega$ for Vdd= 3V)

Vdd (V)	Total Idd (mA)
2.7	179
3.0	193
3.3	206
4.5	218
5.0	236
5.5	250

Note: Amplifier will operate over full voltage ranges shown above.



12

ELECTROSTATIC SENSITIVE DEVICE OBSERVE HANDLING PRECAUTIONS

#### Absolute Maximum Ratings

Drain Bias Voltage (Vdd)	5.5 V
RF Input Power (RFIN) (Vdd = +5 Vdc)	-5 dBm + Attenuation State (do not exceed +10 dBm)
Digital Inputs (Reset, Shift Clock, Latch Enable, Serial Input)	-0.5 to Vdd +0.5V
Channel Temperature	150 °C
Continuous Pdiss (T= 85 °C) (derate 26 mW/°C above 85 °C)	1.7 W
Thermal Resistance (channel to ground paddle)	38.5 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C

#### Absolute Bias Resistor Range & Recommended Bias Resistor Values for Idd


		Rbias Ω		
Vdd	Min.	Max.	Recommended	Total Idd (mA)
			1.5k	171
0)/	1K <sup>[1]</sup>	On an Oinsuit	2.2k	179
3V 1K <sup>[1]</sup>	IK	Open Circuit     4.7k       10k     10k	193	
			10k	196
			0	194
5) (		261	214	
5V 0	0	Open Circuit	820	236
		2.2k	249	

[1] Operation with Vdd= 3V and Rbias < 1K Ohm may result in the part becoming conditionally stable which is not recommended.





#### **Outline Drawing**



- 1. LEADFRAME MATERIAL: COPPER ALLOY
- 2. DIMENSIONS ARE IN INCHES [MILLIMETERS]
- 3. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
- PAD BURR LENGTH SHALL BE 0.15mm MAXIMUM. PAD BURR HEIGHT SHALL BE 0.05mm MAXIMUM.
- 5. PACKAGE WARP SHALL NOT EXCEED 0.05mm.
- ALL GROUND LEADS AND GROUND PADDLE MUST BE
- SOLDERED TO PCB RF GROUND.
- 7. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED LAND PATTERN.

#### Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [3]
HMC707LP5	Low Stress Injection Molded Plastic	Sn/Pb Solder	MSL1 [1]	H707 XXXX
HMC707LP5E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 [2]	<u>H707</u> XXXX

[1] Max peak reflow temperature of 235 °C

[2] Max peak reflow temperature of 260  $^\circ\text{C}$ 

[3] 4-Digit lot number XXXX





## 0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz

#### **Pin Descriptions**

Pin Number	Function	Description	Interface Schematic
1	RFIN	RF input to the first amplifier (AMP1) This pin is matched to 50 Ohms.	
2, 3, 21, 30, 32	N/C	No connection necessary. These pins may be connected to RF/DC ground without affecting performance.	
4	RES	This pin is used to set the DC current of the first amplifier by selection of external bias resistor. See application circuit.	C RES
5	SEROUT	Serial input data delayed by 6 clock cycles.	
7, 6	PUP1, PUP2	See truth table, control voltage	PUP1 PUP2 D0-D5
9 - 14	D0 - D5	table and timing diagram.	
8	Vdd1	Supply voltage	
15	P/S		
16	CLK		
17	SERIN	See truth table, control voltage table and timing diagram.	
18	LE		
19, 23, 25, 26, 28	GND	These pins and package bottom must be connected to RF/DC ground.	





## 0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz

#### Pin Descriptions (Continued)

Pin Number	Function	Description	Interface Schematic
20	RFOUT	RF Output and DC BIAS for the second amplifier (AMP2). See Application Circuit for off-chip components.	
22	RFIN3	RF input for the second amplifier (AMP2). This pin is DC coupled. An off-chip DC blocking capacitor is required.	
27	RFIN2	Input and output of the 6-bit digital attenuator (6-Bit DAT). These pins are DC coupled and matched to 50 Ohms.	RFIN2,
24	RFOUT2	Blocking capacitors are required. Select value based on lowest frequency of operation.	RFOUT2
29	RFOUT1	RF output for the first amplifier (AMP1). This pin is matched to 50 Ohms.	
31	Vdd2	Power Supply Voltage for the first amplifier. Choke inductor and bypass capacitors are required. See application circuit.	Vdd2


12 VARIABLE GAIN AMPLIFIERS - DIGITAL - SMT



## RoHS V

## 0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz

#### **Evaluation PCB**



#### List of Materials for Evaluation PCB 120619<sup>[1]</sup>

Item	Description	
J1 - J4	PCB Mount SMA Connector	
J5	2mm Vertical Molex 28pos Connector	
C1, C8, C10, C12	220 pF Capacitor, 0402 Pkg.	
C3	10 nF Capacitor, 0402 Pkg.	
C6, C13, C15	1000 pF Capacitor, 0603 Pkg.	
C7, C14	10 nF Capacitor, 0603 Pkg.	
C16	27 pF Capacitor, 0603 Pkg.	
C17	4.7 uF Capacitor, 0805 Pkg.	
L1	15 nH Inductor, 0402 Pkg.	
L3	18 nH Inductor, 0603 Pkg.	
L4	47 nH Inductor, 0603 Pkg.	
R1 (Rbias)	820 Ohm Resistor, 0402 Pkg.	
R2 - R10	39K Ohm Resistor, 0402 Pkg.	
R11, R12, R13	0 Ohm Resistor, 0402 Pkg.	

Item	Description
U1	HMC707LP5(E) Variable Gain Amplifier
PCB <sup>[2]</sup>	120491 Evaluation PCB


Reference this number when ordering complete evaluation PCB
Circuit Board Material: Arlon 25FR or Roger 4350

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.





#### **Application Circuit**





For option 1 (Amp1 + 6-bit DAT only) remove L4. Move 220pF capacitor (0402 Pkg.) from location C10 to C11. Note 2:

For option 2 (6-Bit DAT + Amp2 only) remove L3. Move 220pF capacitor (0402 Pkg.) from location C8 to C9.