


AS3693E–16 Channel high precision LED driver for LCD Backlight

1 General Description

The AS3693E is a 16 channels high precision LED controller with build in PWM generators for driving external FETs in LCD-backlight panels. The output current can be controlled either by an external PWM signal or by 16 build in PWM generators with programmable delay, period and duty cycle. Three free configurable dynamic power feedback circuits make the device usable for white LED as well as RGB backlights. Build in safety features include thermal shutdown as well as open and short LED detection. All circuit parameters are programmable via I2C or SPI interface.



2 Key Features

- 16 Channel LED driver
- Output current only limited by external transistor
- Output voltage 0.4V to 50V
- Absolute current accuracy +/- 0.5%
- Output slew rate programmable
- Current programmable with external resistor
- Linear current control with 8 - bit DAC
- Linear current control with external analog voltage
- Digital current control with external PWM signal
- Digital current control with 16 independent PWM generators
- Free programmable 12 bit resolution (period, high time and delay)
- Overvoltage detection (short LED)
- Undervoltage detection (open LED)
- Temperature shutdown
- Fault interrupt output
- I2C interface
- SPI interface
- 5 bit device - address (sets device address and interface mode)
- Automatic supply regulation feedback
- Each output can be assigned to red, green or blue feedback.
- Package epTQFP64 and QFN64

3 Applications

- LED backlighting for LCD – TV sets and monitors

4 Block Diagram




Table of Contents

1	General Description	1
2	Key Features.....	1
3	Applications.....	1
4	Block Diagram.....	2
5	Characteristics	4
5.1	Absolute Maximum Ratings	4
5.2	Operating Conditions	5
5.3	Electrical Characteristics.....	5
6	Typical Operation Characteristics	7
6.1	Output current vs Output Voltage	7
6.2	Vsupply vs VREG and V2.5 at startup	7
6.3	9us Slew Rate.....	8
6.4	Supply Regulation.....	8
7	Block Description	9
7.1	Feedback Circuit.....	9
7.1.1	Feedback Selection	10
7.1.2	Voltage fault registers	11
7.2	Curreg 1-16.....	11
7.3	PWM – modes	13
7.3.1	PWM mode (PWM_MODE = 00).....	13
7.3.2	ASYNc – mode (PWM_MODE = 01)	13
7.4	PWM – high time, period and delay registers	15
7.5	Shunt Regulator.....	16
7.5.1	Undervoltage lockout.....	16
7.6	Over temperature control	16
	Device address setup.....	17
7.6.1	I2C Device Address setup	17
7.6.2	SPI Device Address setup.....	17
7.7	Digital interface	18
7.7.1	I2C interface	18
7.7.2	SPI interface	20
8	Register map.....	22
9	Pinout and Packaging	25
9.1	Pinout.....	25
9.2	Package drawing epTQFP64.....	27
9.3	Package drawing QFN64.....	29
10	Ordering Information	32
	Copyright.....	33
	Disclaimer	33
	Contact Information.....	33

5 Characteristics

5.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 1 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in Section 5 Electrical Characteristics is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 1 – Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Note
VDDMAX	Supply for LED's	-0.3	>50	V	See notes ¹
VINVREG	VREG supply voltage	-0.3	7.0	V	Applicable for pin VREG
IINVREG	Maximum Vreg current		100	mA	Maximum Current flowing into Vreg
VIN2.5V	2.5 V Pins	-0.3	V2_5+0.3V	V	Applicable for 2.5V pins ⁴
VIN5V	5V Pins	-0.3	VREG+0.3V	V	Applicable for 5V pins ²
VIN50V	50V Pins	-0.3	55	V	Applicable for CURR1, CURR2, CURR3 up to CURR16
IIN	Input Pin Current	-25	+25	mA	At 25°C, Norm: Jedec 17
TSTRG	Storage Temperature Range	-55	150	°C	
	Humidity	5	85	%	Non condensing
VESD	Electrostatic Discharge on Pins Curr1 – Curr16	-4000	4000	V	Norm: MIL 883 E Method 3015
VESD	Electrostatic Discharge on all Pins	-2000	2000	V	Norm: MIL 883 E Method 3015
PT	Total Power Dissipation		3.8W	W	At Ta = 25°C, no airflow for ePTQFP64 on two layer FR4-Cu PCB ³
PDERATE	PT Derating Factor		40	mW/°C	See notes ³
TBODY	Body Temperature during Soldering		260	°C	according to IPC/JEDEC J-STD-020C

Notes:

- 1, As the AS3693E is not directly connected to this supply. Only the parameters VINVREG, VIN5V and VIN50V have to be guaranteed by the application
- 2, All pins except CURR1 to CURR16 and 2.5V
- 3, Copper area > 9 cm², thermal vias
- 4, 2.5V Pins are Fault, SDO, ADDR1 and ADDR2

5.2 Operating Conditions

Table 2 – Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit	Note
VDD	Main Supply			Not Limited	V	Supply is not directly connected to the AS3693E – see section ‘Shunt Regulator’
VDDTOL	Main Supply Voltage Tolerance	-20		+20	%	Applies only for supply VREG is connected via Rvdd
VREGINT	Supply (shunt regulated by AS3693E)	5.0	5.2	5.4	V	If internally (shunt-)regulated by ZD1
VREGEXT		3	4.5	4.9	V	If externally supplied
VUVL	Undervoltage lockout voltage	2.4	2.7	3	V	If Vreg < UVUL current sources are turned off (Addr 0x01,Addr 0x02 = 0x00)
IVREG	Supply Current (Chip current consumption)			20	mA	Excluding current through shunt regulator (ZD1) – see section ‘Shunt Regulator’. Note: Take care of the Power dissipation of the external Resistor.
IVREG_MAX	Maximum Supply current			30	mA	Maximum Current Into VREG – PIN (Supply current + shunt regulator current).
IVREG_EXT_OFF				350	uA	Condition: externally supplied Curr_reg1-16 off (register 01h = 00h, register 02h = 00h)

5.3 Electrical Characteristics

Table 3 – Analog Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Note
VCURR	Voltage at CURR1 to CURR16			50.0	V	
ICURR_TOL	Current Source Tolerance	-0.5		+0.5	%	Using 250mV reference @25°C T _{JUNCTION} , excluding variation of external resistors
		-1.5		+1.5	%	Using 250mV reference -20°C to +100°C ⁽¹⁾ T _{JUNCTION} , -20°C to +85°C T _{AMB} , excluding variation of external resistors; V(CURRx) <= 4.0V
		-1.6		+1.6	%	Using DAC reference VDAC =250mV (Data = 0x80) @25°C T _{JUNCTION} , excluding variation of external resistors
DAC_INL	DAC INL	-4		+4	LSB	
V _C	Automatic Supply Regulation trip point	0.5		1	V	See section ‘Feedback Circuit (DCDC_Regulation_Trip_Point)’.
V _{C,GAIN}	Automatic Supply Regulation gain		2.0		mA/V	Voltage to current ratio; output current range typ. 0 to 200uA
TOVTEMP	Over temperature Limit	130	140	150	°C	Maximum junction temperature ⁽²⁾
Thyst	Over temperature hysteresis		10		°C	

Symbol	Parameter	Min	Typ	Max	Unit	Note
CLK	Internal Clock for PWM	400	500	600	KHz	Clock for internal PWM generation

Notes:

- 1, Accuracy at +100°C guaranteed by design and verified by laboratory characterization
- 2, If the temperature exceeds the over temperature limit, the PWM will be turned off. If the temperature decreases, the PWM is activated again. The register settings are not reset.

Table 4 – Digital Input pins characteristics (SDI,VSYNC,HSYNC,SCL,CS)


Symbol	Parameter	Min	Typ	Max	Unit	Note
V _{IH}	High Level Input voltage	1.3		V _{REG}	V	
V _{IL}	Low Level Input voltage	-0.3		0.4	V	
f _{SCL}	Maximum SCL Frequency			10	MHz	
t _{s_SCISCL}	Setup time SDI,SCL	15			ns	SPI interface mode
t _{h_SCLSCI}	Hold time SCL,SDI	15			ns	SPI interface mode
t _{s_CSSCL}	Setup time CS,SCL	15			ns	SPI interface mode
t _{h_SCLCS}	Hold time SCL, CS	15			ns	SPI interface mode
t _{BUF}	Bus free time between Stop and Start conditions	1.3			us	I2C interface mode
T _{setupstart}	Setup time for repeated Start condition	100			ns	I2C interface mode
T _{holdstart}	Hold time for repeated Start condition	160			ns	I2C interface mode
T _{setupstop}	Setup time for Stop condition	160			ns	I2C interface mode

Table 5 – Digital output pins characteristics (SDO)


Symbol	Parameter	Min	Typ	Max	Unit	Note
V _{OH}	High Level Output voltage	2.4		2.5	V	
V _{OL}	Low Level Output voltage	-0.3		0.4	V	

6 Typical Operation Characteristics


6.1 Output current vs Output Voltage




6.2 V_{supply} vs V_{REG} and V_{2.5} at startup



6.3 9us Slew Rate



6.4 Supply Regulation



7 Block Description

7.1 Feedback Circuit

The AS3693E supports a flexible feedback selection for external DCDC – supplies. Beside the default setup for RRGB lighting, each channel can be assigned to an external DCDC feedback loop. This feedback circuit is important to reduce power dissipation of the device.

Table 6 – Feedback Control

Addr: 04h		Feedback control		
		Enables and Disables the Different Feedback modes		
Bit	Bit Name	Default	Access	Description
0	Feedback on	1	R/W	1 = Feedback Circuit is active 0 = The entire Feedback Loop is disabled
1	Feedback on PWM	0	R/W	0 = The Feedback Regulator is always active 1 = The Feedback Regulator is only active, if PWM = 1
2	Open_Led_Det_on	1	R/W	Enables open Led Detection Comparators 0 = Open Led Detection Disabled 1 = Open Led Detection Enabled
3	Short_det_on	1	R/W	Enables Short detection 0 = Short detection on 1 = Sort Detection off
5:4	Short Led Detect Voltage(VSL)	00	R/W	Short led Detection Trip Voltage (debounced 3mS) 00 = 2V 01 = 3V
7:6	DCDC_Regulation_trip Point (VC)	01	R/W	Trip Point voltage of the DCDC-Feedback Regulation Circuit. (NOTE: This value has to be adjusted if Analog Ref select Bit is changed.) 00 = 0.5V (Note use for Currents up to 70 mA) 01 = 0.6V (Note use for Currents up to 80 mA) 10 = 0.8V (Note use for Currents up to 110 mA) 11 = 1.0V (Note use for Currents up to 150 mA)

7.1.1 Feedback Selection

In the AS3693E, each led – string feedback can be assigned to the specific led-supply, to minimize the power consumption in the system. It can be chosen in between FBR, FBG and FBB.




Table 7 – Feedback Selection

Addr: 05h,06h,07h,08h		Feedback Select 1-4		
		This register controls the Feedback of the Automatic feedback loop		
Bit	Bit Name	Default	Access	Description
1:0	FB1_Select FB5_Select FB9_Select FB13_Select	00	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB
3:2	FB2_Select FB6_Select FB10_Select FB14_Select	01	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB
5:4	FB3_Select FB7_Select FB11_Select FB15_Select	01	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB
7:6	FB4_Select FB8_Select FB12_Select FB16_Select	10	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB

7.1.2 Voltage fault registers

In this registers a open or short led fault can be detected. If an open or short led error occurs, pin fault is pulled to 0 (3 ms debounced).

Remark: At 100% PWM duty cycle, short led fault detection is not available. Please set PWM to 99% duty cycle. Open led fault detection is available at 100% PWM duty cycle.

Table 8 – Fault Registers

Addr: 09h-0ch		Voltage Fault 1,2,3,4		
		This register shows a fault on any led string		
Bit	Bit Name	Default	Access	Description
1:0	Fault_Reg 1 Fault_Reg 5 Fault_Reg 9 Fault_Reg 13	00	R	Shows a error on any led string 00 = no fault 01 = open led 10 = short led
3:2	Fault_Reg 2 Fault_Reg 6 Fault_Reg 10 Fault_Reg 14	00	R	Shows a error on any led string 00 = no fault 01 = open led 10 = short led
5:4	Fault_Reg 3 Fault_Reg 7 Fault_Reg 11 Fault_Reg 15	00	R	Shows a error on any led string 00 = no fault 01 = open led 10 = short led
7:6	Fault_Reg 4 Fault_Reg 8 Fault_Reg 12 Fault_Reg 16	00	R	Shows a error on any Led string 00 = no Fault 01 = open Led 10 = short Led

7.2 Curreg 1-16

Each current source can be turned on and off separately.

Table 9 –Reg. Control 1

Addr: 01h		Reg. Control1		
		This register enables or disables the curreg 1 - 8		
Bit	Bit Name	Default	Access	Description
7:0	Curreg 1-8_ON	*00000000	R/W	Enables or disables the current regulators 0 = regulator off 1 = regulator on *NOTE: Register changes from 0x00 to 0xFF with first rising edge of VSYNC-signal.

Table 10– Reg.Control 2

Addr: 02h		Reg. Control2		
		This Register enables or disables the curreg 9-16		
Bit	Bit Name	Default	Access	Description
7:0	Curreg 9 -16_ON	*00000000	R/W	Enables or disables the current regulators 0 = regulator off 1 = regulator on *NOTE: Register changes from 0x00 to 0xFF with first rising edge of VSYNC-signal.

Table 11 –CURREG_CONTROL

Addr: 0dh		Curreg Control		
		Controls Rise, Fall times and References of the Curreg.		
Bit	Bit Name	Default	Access	Description
1:0	Analog Ref Select	00	R/W	Voltage reference for the current regulators can be chosen with these options. 00 = 250mV reference 01 = external reference 10 = DAC reference 11 = do not use
3:2	SLEW_RATE_CONTROL	01	R/W	SLEW – RATE – Control. Adjusts the rise and fall time of the current switching 00 = typ. 9us 01 = typ. 6us 10 = typ. 3us 11 = typ. 1us
5:4	PWM_LOW_LEVEL	00	R/W	Note: Test bits for internal use only
7	boost mode	0	R/W	Gives +30% current. only available in internal reference mode.




Table 12 – Ref_DAC_Voltage

Addr: 0eh		Ref_DAC_Voltage		
		The Regulation Voltage can be chosen in this register		
Bit	Bit Name	Default	Access	Description
7...0	Ref_DAC_Voltage	00	R/W	Reference voltage for current regulators. (Note: If Analog Ref Select = 10, the regulation voltage can be adjusted here. 00000000 = 0mV 00000001 ... 01111111 = 250 mV .. 11111111= 500mV

7.3 PWM – modes


Table 14– PWM CONTROL

Addr: 0fh		PWM_MODE		
		Controls the different PWM modes and Internal or external PWM		
Bit	Bit Name	Default	Access	Description
1:0	PWM_MODE	01	R/W	00 PWM 01 Async - mode 10 not used 11 not used
2	PWM INT/EXT	1	R/W	0 PWM generator uses external H and Vsync clock 1 PWM generator uses internal 500kHz clock.
3	VSYNC_INVERT	0	R/W	0 VSYNC active high (PWM triggers on rising edge) 1 VSYNC active low (PWM triggers on falling edge)
4	PWMINVERT	0	R/W	0 PWM normal (PWM starts with “1” after delay) 1 PWM inverted(PWM starts with “0” after delay)

Note: If Vsync or Hsync is not used, connect it to GND.


7.3.1 PWM mode (PWM_MODE = 00)

In this mode the external PWM-signal at pin VSYNC directly controls the output current.



7.3.2 ASYNC – mode (PWM_MODE = 01)


This PWM is synchronized with Hsync or internal 500KHz clock. The registers are updated with each serial data.



High time (M) = registers 0h12 to 0h 31
 PWM period (P) = register 0h10

AsyncMode

Repetitive PWM
 no Reset
 Synchronized on Hsync or
 internal
 Clock



7.4 PWM – high time, period and delay registers

Table 15 – Curreg1-16_DELAY_LSB

Addr: 32h – 50h		CURREGX_DELAY_LSB		
		Defines delay of the different PWM's		
Bit	Bit Name	Default	Access	Description
7:0	CurregX_DELAY_LSB	00000000	R/W	This function is disabled in AS3693E

Table 16 – Curreg1-16_DELAY_MSB

Addr: 32h-51h		CURREGX_DELAY_MSB		
		Defines delay of the different PWM's		
Bit	Bit Name	Default	Access	Description
3:0	CurregX_DELAY_MSB	0000	R/W	This function is disabled in AS3693E

Table 17– PWM_PERIOD_LSB

Addr: 10h		PWM – Period – LSB		
		Defines PWM – Periode		
Bit	Bit Name	Default	Access	Description
7:0	PWM_PERIOD_LSB	11111111	R/W	Defines the period of the PWM

Table 18– PWM_PERIOD_MSB

Addr: 11h		PWM – Period – MSB		
		Defines PWM – Periode		
Bit	Bit Name	Default	Access	Description
3:0	PWM_PERIOD_MSB	0000	R/W	Defines the period of the PWM

Table 19– Curreg1-16_HT_LSB

Addr: 12h-30h		CURREGX_HT_LSB		
		Defines High Time of PWM		
Bit	Bit Name	Default	Access	Description
7:0	Curreg1_HT_LSB	0	R/W	Defines PWM high time

Table 20– Curreg1-16_HT_MSB

Addr: 13h-31h		CURREGX_HT_MSB		
		Defines High Time of PWM		
Bit	Bit Name	Default	Access	Description
3:0	Curreg1_HT_MSB	0000	R/W	Defines PWM high time

7.5 Shunt Regulator

The supply of the AS3693E is generated from the high voltage supply. To obtain a 5V regulated supply, a series resistor R_{vdd} is used together with an internal zener diode (ZD1). An external capacitor C_{vdd} is used to filter the supply on the pin VREG.

The external resistor R_{vdd} has to be chosen according to the following formula:

$$R_{vdd} = \frac{VDD_{MIN} - 5.4V}{20mA}$$


VDD_{MIN} is the minimum voltage of the supply, where R_{vdd} is connected

This ensures enough supply current ($I_{VREGMAX}$) for the AS3693E under minimum supply voltage VDD_{MIN} .

If a stable 5V supply within the operating conditions limits of V_{REGEXT} is already existing in the system it is possible to supply the AS3693E directly. In this case remove the resistor R_{vdd} and connected this supply directly to VREG.

7.5.1 Undervoltage lockout

The undervoltage lockout is an additional safety feature to prevent LED-current under abnormal V_{reg} conditions. If the supply voltage V_{reg} is below 3V (e.g. device is supplied only by the voltage of the serial interface) the registers Reg.Control1 and Reg.Control2 (0x01 and 0x02) are reset. This turns off all current sinks.



7.6 Over temperature control

Table 14– Overtemp Control

Addr:55h		Over temperature Control		
		Controls the temperature functions		
Bit	Bit Name	Default	Access	Description
0	overtemp_on	1	R/W	Enables the over temperature protection 0 = Protection off 1 = Protection on
1	ov_temp	0	R/W	Displays temperature status 0 = Normal operation 1 = Over temperature shutdown

Device address setup

The I2C and SPI – Device address can be set via PIN ADDR1 and ADDR2. The AS3693E offers 31 I2C or 32 SPI addresses, which can be set via external resistor. ADDR2 bit 2 decides if I2C or SPI interface is used.




Table 13– Device Address

Device Address Setup:		I2C ADDRESS		
		I2C ADDRESS Options		
Bit	Bit Name	Default	Access	Description
2:0	Device ADDR1	000	R	Lower 3 bits of device address 000 open Note: don't use address 00h 001 320kΩ 010 160kΩ 011 80kΩ 100 40kΩ 101 20kΩ 110 10kΩ 111 0Ω
5:3	Device ADDR2	000	R	Upper 3 bits of device address 000 open Note: activates I2C - mode 001 320kΩ Note: activates I2C - mode 010 160kΩ Note: activates I2C - mode 011 80kΩ Note: activates I2C - mode 100 40kΩ Note: activates SPI - mode 101 20kΩ Note: activates SPI - mode 110 10kΩ Note: activates SPI - mode 111 0Ω Note: activates SPI - mode

7.6.1 I2C Device Address setup

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0 (ADDR2<2>)	ADDR2<1>	ADDR2<0>	ADDR1<2>	ADDR1<1>	ADDR1<0>	R/W

7.6.2 SPI Device Address setup

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	1 (ADDR2<2>)	ADDR2<1>	ADDR2<0>	ADDR1<2>	ADDR1<1>	ADDR1<0>

7.7 Digital interface

The AS3693E can be controlled with two types of interfaces.

7.7.1 I2C interface

7.7.1.1 Feature List

- Fast-mode capability (max. SCL-frequency is 400 kHz)
- Write formats: Single-Byte-Write, Page-Write
- Read formats: Current-Address-Read, Random-Read, Sequential-Read
- SDA input delay and SCL spike filtering by integrated RC-components

7.7.1.2 Transfer Formats

Figure 1 – I^2C Byte-Write:





Figure 2 – I^2C Page-Write:




Byte-Write and Page-Write are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read-Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

The diagrams below show various read formats available:


Figure 3 – I^2C Random-Read:



Random-Read and Sequential-Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.


The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address. In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 4 – I^2C Sequential-Read:




Sequential-Read is the extended form of Random-Read, as more than one register-data bytes are transferred subsequently. In difference to the Random-Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 5 – I^2C Current-Address-Read:



To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random-Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential-Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.


7.7.2 SPI interface




SPI Mode – Digital Interface Pins:

CS(N)	Chip Select input
SDO	Serial Data output
SDI	Serial Data input
SCL	Serial Clock input
VSYNC	Video Sync signal input
HSYNC	Video Sync signal input
ADDR1	Device Address pins (can be set via resistor).
ADDR2	


7.7.2.1 Read Sequence




7.7.2.2 Page Read Sequence



7.7.2.3 Write Sequence



7.7.2.4 Page Write Sequence



8 Register map

Name	Addr	Def ault	B7	b6	b5	B4	b3	b2	b1	b0
Reg. Control1	01h	00h*	Curreg 8_ON	Curreg7 _ON	Curreg6 _ON	Curreg5 _ON	Curreg4 _ON	Curreg 3_ON	Curreg 2_ON	Curreg1 _ON
Reg Control 2	02h	00h*	Curreg 16_ON	Curreg1 5_ON	Curreg1 4_ON	Curreg1 3_ON	Curreg1 2_ON	Curreg 11_ON	Curreg 10_ON	Curreg9 _ON
Feedback Control	04h	4Dh	DCDC_REGULATI ON_TRIP_POINT		Short_Led Detect Voltage		SHORT _DET_ ON	OPEN_ LED_ _DET_ _ON	Feedba ck_on_ PWM	FEEDB ACK_O N
Fedback Select 1	05h	94h	FB4_Select		FB3_Select		FB2_Select		FB1_Select	
Fedback Select 2	06h	94h	FB8_Select		FB7_Select		FB6_Select		FB5_Select	
Fedback Select 3	07h	94h	FB12_Select		FB11_Select		FB10_Select		FB9_Select	
Fedback Select 4	08h	94h	FB16_Select		FB15_Select		FB14_Select		FB13_Select	
Voltage_Fault 1	09h	00h	Fault_Reg4		Fault_Reg3		Fault_Reg2		Fault_Reg1	
Voltage_Fault 2	0Ah	00h	Fault_Reg8		Fault_Reg7		Fault_Reg6		Fault_Reg5	
Voltage_Fault 3	0Bh	00h	Fault_Reg12		Fault_Reg11		Fault_Reg10		Fault_Reg9	
Voltage_Fault 4	0Ch	00h	Fault_Reg16		Fault_Reg15		Fault_Reg14		Fault_Reg13	
CURREG_CONTR OL	0Dh	04h	boost mode	switch_ output_ driver	PWM_LOW_LEVE L		RC_SEL		Select Ref	
Ref_DAC_Voltage	0Eh	00h	Vref_DAC							
PWM –CONTROL	0Fh	04h				PWM INVER T	VSYNC _INVER T	PWM- INT/EX T	PWM - MODE	
PWM- PERIOD_LSB	10h	FFh	PWM –PERIOD - LSB							
PWM-PERIOD- MSB	11h	00h					PWM – period - MSB			
Curreg1_HT_LSB	12h	00h	Curreg1_HT_LSB							
Curreg1_HT_MSB	13h	00h					Curreg1_HT_MSB			
Curreg2_HT_LSB	14h	00h	Curreg2_HT_LSB							
Curreg2_HT_MSB	15h	00h					Curreg2_HT_MSB			
Curreg3_HT_LSB	16h	00h	Curreg3_HT_LSB							
Curreg3_HT_MSB	17h	00h					Curreg3_HT_MSB			
Curreg4_HT_LSB	18h	00h	Curreg4_HT_LSB							
Curreg4_HT_MSB	19h	00h					Curreg4_HT_MSB			
Curreg5_HT_LSB	1Ah	00h	Curreg5_HT_LSB							
Curreg5_HT_MSB	1Bh	00h					Curreg5_HT_MSB			
Curreg6_HT_LSB	1Ch	00h	Curreg6_HT_LSB							
Curreg6_HT_MSB	1Dh	00h					Curreg6_HT_MSB			
Curreg7_HT_LSB	1Eh	00h	Curreg7_HT_LSB							
Curreg7_HT_MSB	1Fh	00h					Curreg7_HT_MSB			

Name	Addr	Def ault	B7	b6	b5	B4	b3	b2	b1	b0
Curreg8_HT_LSB	20h	00h	Curreg8_HT_LSB							
Curreg8_HT_MSB	21h	00h					Curreg8_HT_MSB			
Curreg9_HT_LSB	22h	00h	Curreg9_HT_LSB							
Curreg9_HT_MSB	23h	00h					Curreg9_HT_MSB			
Curreg10_HT_LSB	24h	00h	Curreg10_HT_LSB							
Curreg10_HT_MSB	25h	00h					Curreg10_HT_MSB			
Curreg11_HT_LSB	26h	00h	Curreg11_HT_LSB							
Curreg11_HT_MSB	27h	00h					Curreg11_HT_MSB			
Curreg12_HT_LSB	28h	00h	Curreg12_HT_LSB							
Curreg12_HT_MSB	29h	00h					Curreg12_HT_MSB			
Curreg13_HT_LSB	2Ah	00h	Curreg13_HT_LSB							
Curreg13_HT_MSB	2Bh	00h					Curreg13_HT_MSB			
Curreg14_HT_LSB	2Ch	00h	Curreg14_HT_LSB							
Curreg14_HT_MSB	2Dh	00h					Curreg14_HT_MSB			
Curreg15_HT_LSB	2Eh	00h	Curreg15_HT_LSB							
Curreg15_HT_MSB	2Fh	00h					Curreg15_HT_MSB			
Curreg16_HT_LSB	30h	00h	Curreg16_HT_LSB							
Curreg16_HT_MSB	31h	00h					Curreg16_HT_MSB			
Curreg1_DELAY_L SB	32h	00h	Curreg1_DELAY_LSB							
Curreg1_DELAY MSB	33h	00h					Curreg1_DELAY_MSB			
Curreg2_DELAY _LSB	34h	00h	Curreg2_DELAY_LSB							
Curreg2_DELAY _MSB	35h	00h					Curreg2_DELAY_MSB			
Curreg3_DELAY _LSB	36h	00h	Curreg3_DELAY_LSB							
Curreg3_DELAY _MSB	37h	00h					Curreg3_DELAY_MSB			
Curreg4_DELAY _LSB	38h	00h	Curreg4_DELAY_LSB							
Curreg4_DELAY _MSB	39h	00h					Curreg4_DELAY_MSB			
Curreg5_DELAY_L SB	3Ah	00h	Curreg5_DELAY_LSB							
Curreg5_DELAY_M SB	3Bh	00h					Curreg5_DELAY_MSB			
Curreg6_DELAY_L SB	3Ch	00h	Curreg6_DELAY_LSB							
Curreg6_DELAY_M SB	3Dh	00h					Curreg6_DELAY_MSB			
Curreg7_DELAY_L SB	3Eh	00h	Curreg7_DELAY_LSB							
Curreg7_DELAY_M SB	3Fh	00h					Curreg7_DELAY_MSB			
Curreg8_DELAY_L SB	40h	00h	Curreg8_DELAY_LSB							

Name	Addr	Def ault	B7	b6	b5	B4	b3	b2	b1	b0
Curreg8_DELAY_M SB	41h	00h					Curreg8_DELAY_MSB			
Curreg9_DELAY_L SB	42h	00h	Curreg9_DELAY_LSB							
Curreg9_DELAY_M SB	43h	00h					Curreg9_DELAY_MSB			
Curreg10_DELAY_ LSB	44h	00h	Curreg10_DELAY_LSB							
Curreg10_DELAY_ MSB	45h	00h					Curreg10_DELAY_MSB			
Curreg11_DELAY_ LSB	46h	00h	Curreg11_DELAY_LSB							
Curreg11_DELAY_ MSB	47h	00h					Curreg11_DELAY_MSB			
Curreg12_DELAY_ LSB	48h	00h	Curreg12_DELAY_LSB							
Curreg12_DELAY_ MSB	49h	00h					Curreg12_DELAY_MSB			
Curreg13_DELAY_ LSB	4Ah	00h	Curreg13_DELAY_LSB							
Curreg13_DELAY_ MSB	4Bh	00h					Curreg13_DELAY_MSB			
Curreg14_DELAY_ LSB	4Ch	00h	Curreg14_DELAY_LSB							
Curreg14_DELAY_ MSB	4Dh	00h					Curreg14_DELAY_MSB			
Curreg15_DELAY_ LSB	4Eh	00h	Curreg15_DELAY_LSB							
Curreg15_DELAY_ MSB	4Fh	00h					Curreg15_DELAY_MSB			
Curreg16_DELAY_ LSB	50h	00h	Curreg16_DELAY_LSB							
Curreg16_DELAY_ MSB	51h	00h					Curreg16_DELAY_LSB			
Overtmp control	55h	01h							ov_temp	ov_temp_on
ASIC ID1	5Ch	CAh	1	1	0	0	1	0	1	0
ASIC ID2	5Dh	5Xh	0	1	0	1	REVISION			

Revision code:
0x8... initial version November 2008

*NOTE: Register changes from 0x00 to 0xFF with first rising edge of VSYNC-signal.

9 Pinout and Packaging

9.1 Pinout

Table 5 – Pinlist

Pin	Name	Type	Description
1	GATE16	AIO	Connect to Gate of External Transistor
2	RFB1	AIO	Connect to Source of External Transistor and to Resistor RSET
3	GATE1	AIO	Connect to Gate of External Transistor
4	CURR_sense1	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
5	FBG	AIO	Automatic supply regulation for GREEN led strings; if not used, leave open
6	FBB	AIO	Automatic supply regulation for BLUE led strings; if not used, leave open
7	REF(EXT)	AI	Reference pin for PWM = 1 voltage, if not used leave open
8	GND(SENSE)	AIO	GND supply connection (sense)
9	VREG	AIO	Shunt regulator supply; connect to Rvdd and Cvdd
10	V2_5	AIO	Digital supply, connect 1uF blocking capacitor
11	ADDR2	AIO	Connect to external resistor for serial interface address selection,
12	ADDR1	AIO	Connect to external resistor for serial interface address selection.
13	CURR_sense2	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
14	GATE2	AIO	Connect to Gate of External Transistor
15	RFB2	AIO	Connect to Source of External Transistor and to Resistor RSET
16	GATE3	AIO	Connect to Gate of External Transistor
17	RFB3	AIO	Connect to Source of External Transistor and to Resistor RSET
18	CURR_sense3	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
19	GATE4	AIO	Connect to Gate of External Transistor
20	RFB4	AIO	Connect to Source of External Transistor and to Resistor RSET
21	CURR_sense4	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
22	GATE5	AIO	Connect to Gate of External Transistor
23	RFB5	AIO	Connect to Source of External Transistor and to Resistor RSET
24	CURR_sense5	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
25	CURR_sense6	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
26	RFB6	AIO	Connect to Source of External Transistor and to Resistor RSET
27	GATE6	AIO	Connect to Gate of External Transistor
28	CURR_sense7	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
29	RFB7	AIO	Connect to Source of External Transistor and to Resistor RSET
30	GATE7	AIO	Connect to Gate of External Transistor
31	CURR_sense8	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
32	RFB8	AIO	Connect to Source of External Transistor and to Resistor RSET
33	GATE8	AIO	Connect to Gate of External Transistor
34	RFB9	AIO	Connect to Source of External Transistor and to Resistor RSET
35	GATE9	AIO	Connect to Gate of External Transistor

Table 5 – Pinlist

Pin	Name	Type	Description
36	CURR_sense9	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
37	FBR	AIO	Automatic supply regulation for RED led strings; if not used, leave open
38	VSYNC	DI	External PWM-input in PWM-mode. NOTE: Connect to GND in ASYNC MODE
39	HSYNC	DI	External clock input in ASYNC-mode. NOTE: Connect to GND in PWM- MODE
40	CS	DI	SPI : CS – function, I2C: connect to GND
41	SCL	DI	SPI/ I2C: Serial interface clock input.
42	SDA	DI	SPI/ I2C: Serial interface data I/O.
43	SDO	DO	SPI: digital data output, I2C: leave open
44	FAULT	DO	FAULT PIN, open drain output. Connect pull up resistor to V2_5
45	CURR_sense10	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
46	GATE10	AIO	Connect to Gate of External Transistor
47	RFB10	AIO	Connect to Source of External Transistor and to Resistor RSET
48	GATE11	AIO	Connect to Gate of External Transistor
49	RFB11	AIO	Connect to Source of External Transistor and to Resistor RSET
50	CURR_sense11	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
51	GATE12	AIO	Connect to Gate of External Transistor
52	RFB12	AIO	Connect to Source of External Transistor and to Resistor RSET
53	CURR_sense12	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
54	GATE13	AIO	Connect to Gate of External Transistor
55	RFB13	AIO	Connect to Source of External Transistor and to Resistor RSET
56	CURR_sense13	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
57	CURR_sense14	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
58	RFB14	AIO	Connect to Source of External Transistor and to Resistor RSET
59	GATE14	AIO	Connect to Gate of External Transistor
60	CURR_sense15	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
61	RFB15	AIO	Connect to Source of External Transistor and to Resistor RSET
62	GATE15	AIO	Connect to Gate of External Transistor
63	CURR_sense16	AIO	Connect to Drain of external Transistor (input for Open and Short led detection)
64	RFB16	AIO	Connect to Source of External Transistor and to Resistor RSET
65 (EP)	GND	S	VSS Supply connection; add as many vias to ground plane as possible.

AIO...Analog pin

DI...Digital input. Protected with clamp to 2.5V


DO...Digital output. Protected with clamp to 2.5V

S... VSS supply

Note: Connect any unused output channel as follows:

- GATE_x = open, RFB_x = CURR_sense_x = GND

9.2 Package drawing epTQFP64



NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
- △ DATUM PLANE [H] LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- △ DATUMS [A-B] AND [D] TO BE DETERMINED AT CENTERLINE BETWEEN LEADS WHERE LEADS EXIT PLASTIC BODY AT DATUM PLANE [H].
- △ TO BE DETERMINED AT SEATING PLANE [C].
- △ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON D1 AND E1 DIMENSIONS.
6. 'N' IS THE TOTAL NUMBER OF TERMINALS.
- △ THESE DIMENSIONS TO BE DETERMINED AT DATUM PLANE [H].

8. PACKAGE TOP DIMENSIONS ARE SMALLER THAN BOTTOM DIMENSIONS AND TOP OF PACKAGE WILL NOT OVERHANG BOTTOM OF PACKAGE.
- △ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
10. CONTROLLING DIMENSION: MILLIMETER.
11. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-026, VARIATIONS ACB, ACC, ACD & ACE.
- △ A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- △ DIMENSION D2 AND E2 REPRESENT THE SIZE OF THE EXPOSED PAD. THE ACTUAL DIMENSIONS ARE SPECIFIED ON THE BONDING DIAGRAM, AND IS DEPENDENT ON THE DIE SIZE.
14. EXPOSED PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE.

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS									
S	M	N	B	D	L	ACB	MIN.	NDR.	MAX.
A	0.05					1.20			1.20
A1	0.05					0.15			0.15
A2	0.95					1.00			1.05
D						12.00 BSC.			4
D1						10.00 BSC.			7.8
E						12.00 BSC.			4
E1						10.00 BSC.			7.8
L	0.45					0.60			0.75
N						44			
b	0.30					0.80 BSC.			0.45
b1	0.30					0.35			0.40
CCG									0.10
DDD									0.20

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS									
S	M	N	B	D	L	ACC	MIN.	NDR.	MAX.
A	0.05					1.20			0.15
A1	0.05					0.15			0.15
A2	0.95					1.00			1.05
D						12.00 BSC.			4
D1						10.00 BSC.			7.8
E						12.00 BSC.			4
E1						10.00 BSC.			7.8
L	0.45					0.60			0.75
N						52			
b	0.22					0.65 BSC.			0.38
b1	0.22					0.30			0.33
CCG									0.10
DDD									0.13

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS									
S	M	N	B	D	L	ACD	MIN.	NDR.	MAX.
A	0.05					1.20			0.15
A1	0.05					0.15			0.15
A2	0.95					1.00			1.05
D						12.00 BSC.			4
D1						10.00 BSC.			7.8
E						12.00 BSC.			4
E1						10.00 BSC.			7.8
L	0.45					0.60			0.75
N						64			
b	0.17					0.50 BSC.			0.27
b1	0.17					0.20			0.23
CCG									0.08
DDD									0.08

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS									
S	M	N	B	D	L	ACE	MIN.	NDR.	MAX.
A	0.05					1.20			0.15
A1	0.05					0.15			0.15
A2	0.95					1.00			1.05
D						12.00 BSC.			4
D1						10.00 BSC.			7.8
E						12.00 BSC.			4
E1						10.00 BSC.			7.8
L	0.45					0.60			0.75
N						80			
b	0.13					0.40 BSC.			0.23
b1	0.13					0.16			0.19
CCG									0.08
DDD									0.07

E2 = 4.5mm
D2=4.5mm



www.amkor.com


PACKAGE OUTLINE: TOP, 10X10 mm BODY,
20 X 20 mm BODY, 100/0/10 mm FORM,
(OPTIONAL, #PND)



32772

11

3 of 2

9.3 Package drawing QFN64



		PACKAGE OUTLINE		DWG NO.	98SPP64014A
				ISSUE	O
				DATE	AUG.08,2007
 EVEN / ODD TERMINAL SIDE					
 DETAIL "G" VIEW ROTATED 90 ° CLOCKWISE SEATING PLANE					
DIM	MIN	NOM	MAX	NOTES	
A	0.80	0.85	0.90	1.0 DIMENSIONING & TOLERANCEING CONFIRM TO ASME Y14.5M-1994. 2.0 ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3.0 DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP. DIMENSION L1 REPRESENTS TERMINAL FULL BACK FROM PACKAGE EDGE UP TO 0.1mm IS ACCEPTABLE. 4.0 COPLANARITY APPLIES TO THE EXPOSED HEAT SLUG AS WELL AS THE TERMINAL. 5.0 RADIUS ON TERMINAL IS OPTIONAL.	
A1	0.00		0.05		
A3		0.203 REF			
b	0.18	0.23	0.28		
D		9.00 BSC			
E		9.00 BSC			
D2	5.90	6.00	6.10		
E2	5.90	6.00	6.10		
e		0.500 BSC			
L	0.35	0.40	0.45		
L1	0.00		0.10		
aaa		0.10			
bbb		0.10			
ccc		0.10			
ddd		0.05			
eee		0.08			
TITLE:				COMPANY	ASE KOREA
QFN 9X9 64LD 6.20 x 6.20mm PAD				SHEET	2 OF 3

	PACKAGE OUTLINE	DWG NO.	98SPP64014A								
		ISSUE	O								
		DATE	AUG.08,2007								
REVISION HISTORY ; <table border="1" data-bbox="305 468 1317 558"> <thead> <tr> <th>REV</th> <th>DESCRIPTION</th> <th>PREPARED BY</th> <th>REVIEWED BY</th> </tr> </thead> <tbody> <tr> <td>O</td> <td>INITIAL ISSUE</td> <td>H.J.Han/Aug.08,2007</td> <td>S.M.Kwon/Aug.08,2007</td> </tr> </tbody> </table>				REV	DESCRIPTION	PREPARED BY	REVIEWED BY	O	INITIAL ISSUE	H.J.Han/Aug.08,2007	S.M.Kwon/Aug.08,2007
REV	DESCRIPTION	PREPARED BY	REVIEWED BY								
O	INITIAL ISSUE	H.J.Han/Aug.08,2007	S.M.Kwon/Aug.08,2007								
TITLE: QFN 9X9 64LD 6.20 x 6.20mm PAD	COMPANY SHEET	ASE KOREA 3 OF 3									

10 Ordering Information

Table 6 – Ordering Information

Part Number	Marking	Package Type	Delivery Form	Description
AS3693E-ZTQT	AS3693E	epTQFP 64	Tape and Reel in Dry Pack	Package size = 10x10mm, Exposed pad size = 4.5x4.5 mm, Pitch = 0.5mm, Pb-free;
AS3693E-ZQFT	AS3693E	QFN64	Tape and Reel in Dry Pack	Package size = 9x9mm, Pitch = 0.5mm, Pb-free;

Copyright

Copyright © 1997-2006, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent identification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

Contact Information

Headquarters:

austriamicrosystems AG
Business Unit Communications
A 8141 Schloss Premstätten, Austria
T. +43 (0) 3136 500 0
F. +43 (0) 3136 5692
info@austriamicrosystems.com

For Sales Offices, Distributors and Representatives, please visit:

www.austriamicrosystems.com

austriamicrosystems – a leap ahead