

AOZ1038

EZBuck™ 6 A Synchronous Buck Regulator Not Recommended For New Designs

General Description

The AOZ1038 is a high efficiency, easy to use, 6 A synchronous buck regulator. The AOZ1038 works from a 4.5 V to 18 V input voltage range and provides up to 6 A of continuous output current with an output voltage adjustable down to 0.8 V.

The AOZ1038 is available in a 5x6 DFN-8 package or an exposed pad SO-8 package. Both are rated over a -40 °C to +85 °C ambient temperature range.

Replacement Part: AOZ3019DI

Features

- 4.5 V to 18 V operating input voltage range
- 55 m Ω internal high-side switch and 12 m Ω internal low-side switch
- High efficiency up to 95 %
- Internal soft start
- Active high power good state
- Output voltage adjustable to 0.8 \u220b
- 6 A continuous output current
- Fixed 450 kHz PWM operation
- Cycle-by-cycle current limit
- Pre-bias start-up
- Short-circuit protection
- Thermal shutdown
- Thermally enhanced 5x6 DFN-8 and exposed pad SO-8 packages

Applications

- Point-of-load DC/DC converters
- LCD TV
- Set top boxes
- DVD / Blu-ray players/recorders
- Cable modems
- PCIe graphics cards



Typical Application




Figure 1. 3.3 V 6 A Synchronous Buck Regulator



Ordering Information


Part Number	Ambient Temperature Range	Package	Environmental
AOZ1038DI	-40 °C to +85 °C	5x6 DFN-8	Green Product
AOZ1038PI	-40 C 10 +65 C	Exposed Pad SO-8	Gleen Floduct




AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration






Pin Description

Pin Number			76
5x6 DFN-8	Exposed SO-8	Pin Name	Pin Function
1	1	PGND	Power Ground. PGND needs to be electrically connected to AGND.
2	2	VIN	Supply Voltage Input. When VIN rises above the UVLO threshold and EN is logic high, the device starts up.
3	3	AGND	Analog Ground. AGND is the reference point for the controller section. AGND needs to be electrically connected to PGND.
4	4) FB	Feedback Input. The FB pin is used to set the output voltage via a resistive voltage divider between the output and AGND.
5	5	COMP	External Loop Compensation Pin. Connect a RC network between COMP and AGND to compensate the control loop.
6	6	EN	Enable Pin. Pull EN to logic high to enable the device. Pull EN to logic low to disable the device. If on/off control is not needed, connect it to VIN and do not leave it open.
7, 8	7, 8	NC	No Connect Pin. Pin 7 and 8 are not internally connected. Connect these two pins externally to LX and use them for better thermal performance.
Exposed Pad	Exposed Pad	LX	Switching Node. LX is the drain of the internal PFET. LX is used as the thermal pad of the power stage.



Block Diagram



Absolute Maximum Ratings

Exceeding the Absolute Maximum Ratings may damage the device.

Parameter	Rating
Supply Voltage (V _{IN})	20 V
LX to AGND	-0.7 V to V _{IN} +0.3 V
LX to AGND	23 V (< 50 ns)
LX to AGND	-5 V (< 50 ns)
EN to AGND	-0.3 V to V _{IN} +0.3 V
FB to AGND	-0.3 V to 6 V
COMP to AGND	-0.3 V to 6 V
PGND to AGND	-0.3 V to +0.3 V
Junction Temperature (T _J)	+150 °C
Storage Temperature (T _S)	-65 °C to +150 °C
ESD Rating ⁽¹⁾	2 kV

Note:

1. Devices are inherently ESD sensitive, handling precautions are required. Human body model is a 100pF capacitor discharging through a 1.5k Ω resistor.

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (V _{IN})	4.5 V to 18 V
Output Voltage Range	0.8 V to V _{IN}
Ambient Temperature (T _A)	-40 °C to +85 °C
Package Thermal Resistance (Θ _{JA}) 5x6 DFN-8 Exposed Pad SO-8	23 °C/W 40 °C/W



Electrical Characteristics


 T_A = 25 °C, V_{IN} = V_{EN} = 12 V, V_{OUT} = 3.3 V, unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40 °C to +85 °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{IN}	Supply Voltage		4.5		18	V
V _{UVLO}	Input Under-Voltage Lockout Threshold	V _{IN} rising V _{IN} falling		4.1 3.7		V V
I _{IN}	Supply Current (Quiescent)	I _{OUT} = 0 V, V _{FB} = 1.2 V, V _{EN} > 1.2 V		1.6	2.5	mA
I _{OFF}	Shutdown Supply Current	V _{EN} = 0 V		1	10	μA
V _{FB}	Feedback Voltage	TA = 25 °C	0.788	0.8	0.812	V
	Load Regulation			0.5	2	%
	Line Regulation					%
I _{FB}	Feedback Voltage Input Current				200	nA
V_{EN}	EN Input Threshold	Off threshold On threshold	2	N	0.6	V V
V _{HYS}	EN Input Hysteresis		10	100		mV
MODULA	TOR		P			
f _O	Frequency		400	450	500	kHz
D_{MAX}	Maximum Duty Cycle	/.C	100			%
D _{MIN}	Maximum On Time			150		ns
	Error Amplifier Voltage Gain			500		V / V
	Error Amplifier Transconductance			150		μA / V
PROTECT	TION					
I_{LIM}	Current Limit		6.8	7.2		Α
	Over-Temperature Shutdown Limit	T _J raising T _J falling		150 100		°C O°
t _{SS}	Soft Start Interval			3		ms
OUTPUT	STAGE					
	High-Side Switch On-Resistance	V _{IN} = 12 V V _{IN} = 5 V		55 75		mΩ mΩ
	Low-Side Switch On-Resistance	V _{IN} = 12 V V _{IN} = 5 V		12 15		$m\Omega$

Rev. 2.0 December 2014 **www.aosmd.com** Page 4 of 15



Efficiency



Detailed Description

The AOZ1038 is a current-mode step down regulator with an integrated high-side PMOS switch and a low-side NMOS switch. It operates from a 4.5 V to 18 V input voltage range and supplies up to 6 A of load current. The duty cycle can be adjusted from 6 % to 100 % allowing a wide range of output voltages. Features include enable control, power-on reset, input under voltage lockout, output over voltage protection, active high power good state, fixed internal soft-start, and thermal shut down.

The AOZ1038 is available in a 5x6 DFN-8 package or an exposed pad SO-8 package.

Enable and Soft Start

The AOZ1038 has an internal soft start feature to limit in-rush current and ensure the output voltage smoothly ramps up to regulation voltage. The soft start process begins when the input voltage rises to 4.1 V and the voltage on the EN pin is HIGH. In the soft start process, output voltage is typically ramped to regulation voltage in 4 ms. The 4 ms soft start time is set internally.

The EN pin of the AOZ1038 is active high. Connect the EN pin to VIN if the enable function is not used. Pulling

EN to ground will disable the AOZ1038. Do not leave the EN pin open. The voltage on EN must be above 2 V to enable the AOZ1038. When voltage on the EN pin falls below 0.6 V, the AOZ1038 is disabled. If an application circuit requires the AOZ1038 to be disabled, an open drain or open collector circuit should be used to interface the EN pin.

Steady-State Operation

Under steady-state conditions, the converter operates in fixed frequency and Continuous-Conduction Mode (CCM).

The AOZ1038 integrates an internal P-MOSFET as the high-side switch. Inductor current is sensed by amplifying the voltage drop across the drain to the source of the high side power MOSFET. Output voltage is divided down by the external voltage divider at the FB pin. The difference between the FB pin voltage and reference voltage is amplified by the internal transconductance error amplifier. The error voltage, which shows on the COMP pin, is compared against the current signal. The current signal is the sum of the inductor current signal and ramp compensation signal, at the PWM comparator



input. If the current signal is less than the error voltage, the internal high-side switch is on. When on, the inductor current flows from the input through the inductor to the output. When the current signal exceeds the error voltage, the high-side switch is off. When off, inductor current is freewheeling through the internal low-side N-MOSFET switch to output. The internal adaptive FET driver guarantees no turn on overlap of the high-side and low-side switches.

Compared to regulators using freewheeling Schottky diodes, the AOZ1038 uses freewheeling NMOSFET to realize synchronous rectification. This greatly improves the converter efficiency and reduces power loss in the low-side switch.

The AOZ1038 uses a P-Channel MOSFET as the high-side switch. This eliminates the bootstrap capacitor normally seen in a circuit using an NMOS switch. It allows 100 % turn-on of the high-side switch to achieve a linear regulation mode of operation. The minimum voltage drop from $V_{\rm IN}$ to $V_{\rm O}$ is the load current times DC resistance of the MOSFET plus DC resistance of buck inductor. It can be calculated by equation below:

$$V_{O(MAX)} = V_{IN} - I_O \times R_{DS(ON)}$$

where:

 V_{O_MAX} is the maximum output voltage, V_{IN} is the input voltage from 4.5 V to 18 V, I_O is the output current from 0 A to 6 A, and $R_{DS(ON)}$ is the on resistance of internal MOSFET. The value is between 55 m Ω and 75 m Ω depending on input voltage and junction temperature.

Switching Frequency

The AOZ1038 switching frequency is fixed and set by an internal oscillator. The practical switching frequency could range from 400 kHz to 500 kHz due to device variation.

Output Voltage Programming

Output voltage can be set by feeding back the output to the FB pin by using a resistor divider network. Refer to the application circuit shown in Figure 1. The resistor divider network includes R_1 and R_2 . Usually, a design is started by picking a fixed R_2 value and calculating the required R_1 with equation below.

$$V_0 = 0.8 \times \left(1 + \frac{R_1}{R_2}\right)$$

Values of R₁ and R₂ with standard output voltages are listed in Table 1.

Table 1.

V _O (V)	R1 (kΩ)	R2 (kΩ)
0.8	1.0	Open
1.2	4.99	10
1.5	10	11.5
1.8	12.7	10.2
2.5	21.5	10
3.3	31.1	10
5.0	52.3	10

The combination of R₁ and R₂ should be large enough to avoid drawing excessive current from the output, which will cause power loss.

Since the switch duty cycle can be as high as 100%, the maximum output voltage can be set as high as the input voltage minus the voltage drop on upper PMOS and the inductor.



Protection Features

The AOZ1038 has multiple protection features to prevent system circuit damage under abnormal conditions.

Over Current Protection (OCP)

The sensed inductor current signal is also used for over current protection. Since the AOZ1038 employs peak current mode control, the COMP pin voltage is proportional to the peak inductor current. The COMP pin voltage is limited internally to be between 0.4 V and 2.5V. The peak inductor current is automatically limited cycle by cycle.

When the output is shorted to ground under fault conditions, the inductor current decays very slowly during a switching cycle because of VO = 0 V. To prevent catastrophic failure, a secondary current limit is designed inside the AOZ1038. The measured inductor current is compared against a preset voltage which represents the current limit. When the output current is more than current limit, the high side switch is turned off. The converter will initiate a soft start once the over-current condition is resolved.

Power-On Reset (POR)

A power-on reset circuit monitors the input voltage. When the input voltage exceeds 4.1 V, the converter starts operation. When input voltage falls below 3.7 V, the converter will shut down.

Thermal Protection

An internal temperature sensor monitors the junction temperature. It shuts down the internal control circuit and high side PMOS if the junction temperature exceeds 150 °C. The regulator will restart automatically under the control of the soft-start circuit when the junction temperature decreases to 100 °C.

Jot Rel

Application Information

The basic AOZ1038 application circuit is show in Figure 1. Component selection is explained below.

Input Capacitor

The input capacitor must be connected to the VIN pin and the PGND pin of the AOZ1038 to maintain steady input voltage and to filter out pulsing input current. The voltage rating of the input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by the equation below:

$$\Delta V_{IN} = \frac{I_O}{f \times C_{IN}} \times \left(1 - \frac{V_O}{V_{IN}}\right) \times \frac{V_O}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of the input capacitor current can be calculated by:

$$I_{CIN(RMS)} = I_{O} \times \sqrt{\frac{V_{O}}{V_{IN}}} \left(1 - \frac{V_{O}}{V_{IN}} \right)$$

If we let *m* equal the conversion ratio:

$$\frac{V_0}{V_{IN}} = m$$

The relationship between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 2. It can be seen that when V_O is half of V_{IN} , C_{IN} is under the worst current stress. The worst current stress on C_{IN} is 0.5 x I_O .




Figure 2. I_{CIN} vs. Voltage Conversion Ratio



For reliable operation and best performance, the input capacitors must have current rating higher than I_{CIN_RMS} at the worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high current rating. Depending on the application circuits, other low ESR tantalum capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors should be used for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures are based on A certain life time. Further de-rating may be necessary in practical design applications.

Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For a given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is:

$$\Delta I_L = \frac{V_O}{f \times L} \times \left(1 - \frac{V_O}{V_{IN}}\right)$$

The peak inductor current is:

$$I_{Lpeak} = I_O + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires a larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through the inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 20 % to 30 % of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation, even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on the inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. They also cost more than unshielded inductors. The choice depends on EMI requirements, price and size.

Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_{O} = \Delta I_{L} \times \left(ESR_{CO} + \frac{1}{8 \times f^{2} \times C_{O}} \right)$$

where:

C_O is output capacitor value, and ESR_{CO} is the Equivalent Series Resistor of output capacitor.

When a low ESR ceramic capacitor is used as the output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_{O} = \Delta I_{L} \times \frac{1}{8 \times f \times C_{O}}$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_{O} = \Delta I_{L} \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum capacitors are recommended.

In a buck converter, output capacitor current is continuous. The RMS current of the output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{CO(RMS)} = \frac{\Delta L_L}{\sqrt{12}}$$



Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, the output capacitor could be overstressed.

Loop Compensation

The AOZ1038 employs peak current mode control for easy use and fast transient response. Peak current mode control eliminates the double pole effect of the output L&C filter. It also greatly simplifies the compensation loop design.

With peak current mode control, the buck power stage can be simplified to be a one-pole and one-zero system in the frequency domain. The pole is dominant can be calculated by:

$$f_{P1} = \frac{1}{2\pi \times C_{O} \times R_{L}}$$

The zero is a ESR zero due to the output capacitor and its ESR. It is can be calculated by:

$$f_{Z1} = \frac{1}{2\pi \times C_O \times ESR_{CO}}$$

where;

C_O is the output filter capacitor, R_I is load resistor value, and

ESR_{CO} is the equivalent series resistance of output capacitor.

The compensation design functions to shape the converter control loop transfer to provide the desired gain and phase. Several different types of compensation networks can be used for the AOZ1038. In most cases, a series capacitor and resistor network connected to the COMP pin sets the pole-zero and is adequate for a stable high-bandwidth control loop.

In the AOZ1038, FB pin and COMP pin are the inverting input and the output of the internal error amplifier. A series R and C compensation network connected to COMP provides one pole and one zero. The pole is:

$$f_{P2} = \frac{G_{EA}}{2\pi \times C_C \times G_{VEA}}$$

where:

 G_{EA} is the error amplifier transconductance, which is 150 x 10-6 A/V,

 G_{VEA} is the error amplifier voltage gain, which is 500 V/V, and C_C is compensation capacitor in Figure 1.

The zero given by the external compensation network, capacitor CC and resistor RC, is located at:

$$f_{Z2} = \frac{1}{2\pi \times C_C \times R_C}$$

To design the compensation circuit, a target crossover frequency $f_{\rm C}$ for closed loop must be selected. The system crossover frequency is where the control loop has unity gain. The crossover is the also called the converter bandwidth. Generally a higher bandwidth results in faster response to load transient. However, the bandwidth should not be too high because of system stability concern. When designing the compensation loop, converter stability under all line and load condition must be considered.

Usually, it is recommended to set the bandwidth to be equal or less than 1/10 of the switching frequency. The AOZ1038 operates at a frequency range from 400 kHz to 500 kHz. It is recommended to choose a crossover frequency equal or less than 40 kHz.

$$f_C = 40kHz$$

The strategy for choosing R_C and C_C is to set the cross over frequency with R_C and then set the compensator zero with C_C . Using selected crossover frequency, f_C , to calculate R_C :

$$R_C = f_C \times \frac{V_O}{V_{FB}} \times \frac{2\pi \times C_C}{G_{EA} \times G_{CS}}$$

where:

 f_{C} is desired crossover frequency. For best performance, f_{C} is set to be about 1/10 of switching frequency, V_{FB} is 0.8 V,

 G_{EA} is the error amplifier transconductance, which is 150 x 10-6 A/V, and

 $\ensuremath{\mathsf{G}_{\text{CS}}}$ is the current sense circuit transconductance, which is 8 A/V.

The compensation capacitor C_C and resistor R_C together make a zero. This zero is put somewhere close to the dominate pole f_{p1} but lower than 1/5 of the selected crossover frequency. C_C can is selected by:

$$C_{C} = \frac{1.5}{2\pi \times R_{C} \times f_{P1}}$$



The equation above can also be simplified to:

$$C_C = \frac{C_O \times R_L}{R_C}$$

An easy-to-use application software which helps to design and simulate the compensation loop can be found at www.aosmd.com.

Thermal Management and Layout Consideration

In the AOZ1038 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the VIN pin, to the LX pad, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from the inductor, to the output capacitors and load, to the low side NMOSFET. Current flows in the second loop when the low side NMOSFET is on.

In the PCB layout, minimizing the area of the two loops reduces the noise of the circuit and improves efficiency. A ground plane is strongly recommended to connect the input capacitor, output capacitor, and PGND pin of the AOZ1038.

Jot Recomment

In the AOZ1038 buck regulator circuit, the major power dissipating components are the AOZ1038 and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{total(loss)} = V_{IN} \times I_{IN} - V_{O} \times I_{O}$$

The power dissipation of inductor can be approximately calculated by output current and DCR of inductor.

$$P_{inductor(loss)} = I_0 2 \times R_{inductor} \times 1.1$$

The actual junction temperature can be calculated with power dissipation in the AOZ1038 and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total(loss)} - P_{inductor(loss)}) \times \Theta_{JA}$$


The maximum junction temperature of AOZ1038 is 150°C, which limits the maximum load current capability.


The thermal performance of the AOZ1038 is strongly affected by the PCB layout. Care should be taken during the design process to ensure that the IC will operate under the recommended environmental conditions.

Rev. 2.0 December 2014 **www.aosmd.com** Page 10 of 15




Package Dimensions, Exposed Pad SO-8





RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.				
А	1.40	1.55	1.70				
A1	0.00	0.05	0.10				
A2	1.40	1.50	1.60				
В	0.31	0.406	0.51				
С	0.17	_	0.25				
D	4.80	4.96	5.00				
D0	3.20	3.40	3.60				
D1	3.10	3.30	3.50				
E	5.80	6.00	6.20				
е	_	1.27	_				
E1	3.80	3.90	4.00				
E2	2.21	2.41	2.61				
E3	(0.40 REF	=				
L	0.40	0.95	1.27				
у	_	_	0.10				
θ	0°	3°	8°				
L1–L1'	_	0.04	0.12				
L1		1.04 REF					

Dimensions in inches


Symbols	Min.	Nom.	Max.				
Α	0.055	0.061	0.067				
A1	0.000	0.002	0.004				
A2	0.055	0.059	0.063				
В	0.012	0.016	0.020				
С	0.007		0.010				
D	0.189	0.195	0.197				
D0	0.126	0.134	0.142				
D1	0.122	0.130	0.138				
Е	0.228	0.236	0.244				
е	_	0.050	_				
E1	0.150	0.153	0.157				
E2	0.087	0.095	0.103				
E3	0	.016 RE	F				
L	0.016	0.037	0.050				
У	_	_	0.004				
θ	0°	3°	8°				
L1–L1'	_	0.002	0.005				
L1	0	0.041 REF					

Notes:

- 1. Package body sizes exclude mold flash and gate burrs.
- 2. Dimension L is measured in gauge plane.
- 3. Tolerance 0.10mm unless otherwise specified.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.
- 5. Die pad exposure size is according to lead frame design.
- 6. Followed from JEDEC MS-012




Tape and Reel Dimensions, Exposed Pad SO-8



UNIT: mm


Package	A0	В0	K0	D0	D1	Е	E1	E2	P0	P1	P2	Т
SO-8	6.40	5.20	2.10	1.60	1.50	12.00	1.75	5.50	8.00	4.00	2.00	0.25
(12mm)	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10






Tape Size	Reel Size	M	N	W	W1	Н	K	S	G	R	٧
12mm	ø330	ø330.00	ø97.00	13.00	17.40	ø13.00	10.60	2.00	_	_	_
		±0.50	±0.10	±0.30	±1.00	+0.50/-0.20		±0.50			

Leader/Trailer and Orientation






Package Dimensions, 5x6 DFN, 8L



RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.					
Α	0.85	0.95	1.00					
A1	0.00	_	0.05					
b	0.30	0.40	0.50					
С	0.15	0.20	0.25					
D		5.20 BSC						
D1	2	4.35 BSC						
Е		5.55 BSC						
E1	(6.05 BSC)					
E2	3	3.15 BSC						
E3	1	.575 BS	С					
е	1.27 BSC							
L	0.45	0.55	0.65					
L1	0	_	0.15					
θ	0°	_	10°					

Dimensions in inches


Symbols	Min.	Nom.	Max.			
Α	0.033	0.037	0.039			
A1	0.000	_	0.002			
b	0.012	0.016	0.020			
С	0.006	0.008	0.010			
D	0.205 BSC					
D1	0.171 BSC					
Е	0.219 BSC					
E1	0	.238 BS	С			
E2	0	.124 BS	С			
E3	0	.062 BS	С			
е	0.050 BSC					
L	0.018	0.022	0.026			
L1	0	_	0.006			
θ	0°	_	10°			

. .




Tape and Reel Dimensions, 5x6 DFN, 8L

Carrier Tape









	W1 H	ı ı	9	K	v
12 mm Ø330 Ø330.0 Ø97.00 13.00 ±0.50 ±0.10 ±0.30	17.40 ø13.0 ±1.00 +0.50/-0.20	10.60 2.0 ±0.5	_	_	_

Leader/Trailer and Orientation





Part Marking



LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 2.0 December 2014 **www.aosmd.com** Page 15 of 15