AOZ3054DI
Part | Datasheet |
---|---|
![]() |
AOZ3054DI (pdf) |
PDF Datasheet Preview |
---|
AOZ3054DI EZBuck 6A Synchronous Buck Regulator Not Recommended For New Designs The AOZ3054DI is a high efficiency, easy to use, 6A 4.5V to 18V operating input voltage range synchronous buck regulator with a smart mode adoption Synchronous Buck 30mΩ internal high-side switch function. The AOZ3054DI works from 4.5V to 18V input voltage range, and provides up to 6 A of continuous s output current with an output voltage adjustable down to n 0.8V. ig The AOZ3054DI comes in a DFN5x6 package and is s rated over a -40°C to +85°C operating ambient e temperature range. r New D No Replacement and 12mΩ internal low-side switch at 12V PEM pulse energy mode enables 80% plus efficiency with IO = 10mA VIN = 12V, VO = 5V Up to 95% efficiency Internal soft start Output voltage adjustable to V 6A continuous output current 500kHz PWM operation at heavy load Cycle-by-cycle current limit Pre-bias start-up Short-circuit protection Thermal shutdown DFN5x6 package Fo Applications LCD TV e Set top boxes d DVD and Blu-ray players/recorders n Cable modems mme Typical Application o VIN cC1 Not Re10uF VIN VOS AOZ3054 LX COMP COS 10nF ROS 10Ω 6.8uH VOUT C2, C3 22uF AGND PGND Figure 5V, 6A Synchronous Buck Regulator, Fs = 500kHz Page 1 of 14 Ordering Information Part Number AOZ3054DI Ambient Temperature Range -40 °C to +85 °C Package DFN5x6-8L AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit for additional information. AOZ3054DI Environmental Green Product Pin Configuration VIN 1 AGND 2 FB 3 COMP 4 8 PGND 7 LX 6 VOS 5 EN Designs DFN5x6-8 w Top View or Ne Pin Description F Pin Number d 1 Pin Name VIN AGND COMP t R 8 No Exposed Pad VOS LX PGND LX Pin Function Supply voltage input. When VIN rises above the UVLO threshold and EN is logic high, the device starts up. Analog ground. AGND is the reference point for controller section. AGND needs to be electrically connected to PGND. Feedback input. The pin is used to set the output voltage via a resistive voltage divider between the output and AGND. External loop compensation pin. Connect a RC network between COMP and AGND to compensate the control loop. Enable pin. Pull EN to logic high to enable the device. Pull EN to logic low to disable the device. If on/off control in not needed, connect EN to VIN and do not leave it open. VO Sense pin for protection purpose and smart mode change adoption. Switching node. Power ground. PGND needs to be electrically connected to AGND. Switching node. LX is the drain of the internal power PFET. LX is used as the thermal pad of the power stage. Page 2 of 14 Block Diagram AOZ3054DI UVLO & POR Regulator Reference & Bias Softstart FB VOS EAmp |
More datasheets: W2G115-AD19-01 | W2G115-AG71-09 | W2G115-AD17-13 | W2G115-AD15-13 | W2G115-AD17-01 | W2G115-AE31-13 | W2G115-AD15-01 | W2G115-AE31-01 | W2G115-AE53-01 | W2G115-AE53-13 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived AOZ3054DI Datasheet file may be downloaded here without warranties.