MT47H128M16PK-25E IT:C

MT47H128M16PK-25E IT:C Datasheet

MT47H512M4 64 Meg x 4 x 8 banks MT47H256M8 32 Meg x 8 x 8 banks MT47H128M16 16 Meg x 16 x 8 banks

Part	Datasheet
MT47H128M16PK-25E IT:C	MT47H128M16PK-25E IT:C (pdf)

Related Parts	Information
MT47H128M16PK-25E IT:CTR	MT47H128M16PK-25E IT:CTR

PDF Datasheet Preview
2Gb x4, x8, x16 DDR2 SDRAM Features DDR2 SDRAM MT47H512M4 64 Meg x 4 x 8 banks MT47H256M8 32 Meg x 8 x 8 banks MT47H128M16 16 Meg x 16 x 8 banks • VDD = 1.8V ±0.1V, VDDQ = 1.8V ±0.1V • JEDEC-standard 1.8V I/O SSTL_18-compatible • Differential data strobe DQS, DQS# option • 4n-bit prefetch architecture • Duplicate output strobe RDQS option for x8 • DLL to align DQ and DQS transitions with CK • 8 internal banks for concurrent operation • Programmable CAS latency CL • Posted CAS additive latency AL • WRITE latency = READ latency - 1 tCK • Programmable burst lengths 4 or 8 • Adjustable data-output drive strength • 64ms, 8192-cycle refresh • On-die termination ODT • Industrial temperature IT option • RoHS-compliant • Supports JEDEC clock jitter specification Options1 • Configuration 512 Meg x 4 64 Meg x 4 x 8 banks 256 Meg x 8 32 Meg x 8 x 8 banks 128 Meg x 16 Meg x 16 x 8 banks • Timing cycle time 1.875ns CL = 7 DDR2-1066 2.5ns CL = 5 DDR2-800 2.5ns CL = 6 DDR2-800 3.0ns CL = 5 DDR2-667 • Self refresh Standard • Operating temperature Commercial 0°C TC +85°C Industrial TC +95°C TA +85°C Marking 512M4 256M8 128M16 -187E -25E -25 None None IT :A/:C Note: Not all options listed can be combined to define an offered product. Use the Part Catalog Search on for product offerings and availability. Micron Technology, Inc. reserves the right to change products or specifications without notice. 2006 Micron Technology, Inc. All rights reserved. Products and specifications discussed herein are subject to change by Micron without notice. 2Gb x4, x8, x16 DDR2 SDRAM Features Table 1 Key Timing Parameters Speed Grade -187E -25E -25 -3 CL = 3 400 CL = 4 533 Data Rate MHz CL = 5 800 667 CL = 6 800 n/a CL = 7 1066 n/a n/a n/a tRC ns 54 55 Table 2 Addressing Parameter Configuration Refresh count Row address Bank address Column address 512 Meg x 4 64 Meg x 4 x 8 banks 8K A[14:0] 32K BA[2:0] 8 A[11, 9:0] 2K 256 Meg x 8 32 Meg x 8 x 8 banks 8K A[14:0] 32K BA[2:0] 8 A[9:0] 1K 128 Meg x 16 Meg x 16 x 8 banks 8K A[13:0] 16K BA[2:0] 8 A[9:0] 1K Part Numbers Figure 1 2Gb DDR2 Part Numbers Accesses within a given burst may be programmed to be either sequential or interleaved. The burst type is selected via bit M3, as shown in Figure The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table DDR2 SDRAM supports 4-bit burst mode and 8bit burst mode only. For 8-bit burst mode, full interleaved address ordering is supported however, sequential address ordering is nibble-based. Table 41 Burst Definition Burst Length 4 Starting Column Address A2, A1, A0 000 001 010 011 000 001 010 011 100 101 110 111 Order of Accesses Within a Burst Burst Type = Sequential Burst Type = Interleaved 0, 1, 2, 3 0, 1, 2, 3 1, 2, 3, 0 1, 0, 3, 2 2, 3, 0, 1 2, 3, 0, 1 3, 0, 1, 2 3, 2, 1, 0 0, 1, 2, 3, 4, 5, 6, 7 0, 1, 2, 3, 4, 5, 6, 7 1, 2, 3, 0, 5, 6, 7, 4 1, 0, 3, 2, 5, 4, 7, 6 2, 3, 0, 1, 6, 7, 4, 5 2, 3, 0, 1, 6, 7, 4, 5 3, 0, 1, 2, 7, 4, 5, 6 3, 2, 1, 0, 7, 6, 5, 4 4, 5, 6, 7, 0, 1, 2, 3 4, 5, 6, 7, 0, 1, 2, 3 5, 6, 7, 4, 1, 2, 3, 0 5, 4, 7, 6, 1, 0, 3, 2 6, 7, 4, 5, 2, 3, 0, 1 6, 7, 4, 5, 2, 3, 0, 1 7, 4, 5, 6, 3, 0, 1, 2 7, 6, 5, 4, 3, 2, 1, 0 Operating Mode The normal operating mode is selected by issuing a command with bit M7 set to “0,” and all other bits set to the desired values, as shown in Figure 36 page When bit M7 is “1,” no other bits of the mode register are programmed. Programming bit M7 to “1” places the DDR2 SDRAM into a test mode that is only used by the manufacturer and should not be used. No operation or functionality is guaranteed if M7 bit is DLL RESET DLL RESET is defined by bit M8, as shown in Figure Programming bit M8 to “1” will activate the DLL RESET function. Bit M8 is self-clearing, meaning it returns back to a value of “0” after the DLL RESET function has been issued. Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tAC or tDQSCK parameters. Micron Technology, Inc. reserves the right to change products or specifications without notice. 2006 Micron Technology, Inc. All rights reserved. 2Gb x4, x8, x16 DDR2 SDRAM Mode Register MR Write Recovery Write recovery WR time is defined by bits as shown in Figure 36 page The WR register is used by the DDR2 SDRAM during WRITE with auto precharge operation. During WRITE with auto precharge operation, the DDR2 SDRAM delays the internal auto precharge operation by WR clocks programmed in bits from the last data burst. An example of WRITE with auto precharge is shown in Figure 65 page

PDF Datasheet Preview

2Gb x4, x8, x16 DDR2 SDRAM Features

DDR2 SDRAM

MT47H512M4 64 Meg x 4 x 8 banks MT47H256M8 32 Meg x 8 x 8 banks MT47H128M16 16 Meg x 16 x 8 banks
• VDD = 1.8V ±0.1V, VDDQ = 1.8V ±0.1V
• JEDEC-standard 1.8V I/O SSTL_18-compatible
• Differential data strobe DQS, DQS# option
• 4n-bit prefetch architecture
• Duplicate output strobe RDQS option for x8
• DLL to align DQ and DQS transitions with CK
• 8 internal banks for concurrent operation
• Programmable CAS latency CL
• Posted CAS additive latency AL
• WRITE latency = READ latency - 1 tCK
• Programmable burst lengths 4 or 8
• Adjustable data-output drive strength
• 64ms, 8192-cycle refresh
• On-die termination ODT
• Industrial temperature IT option
• RoHS-compliant
• Supports JEDEC clock jitter specification

Options1
• Configuration 512 Meg x 4 64 Meg x 4 x 8 banks 256 Meg x 8 32 Meg x 8 x 8 banks 128 Meg x 16 Meg x 16 x 8 banks
• Timing cycle time 1.875ns CL = 7 DDR2-1066 2.5ns CL = 5 DDR2-800 2.5ns CL = 6 DDR2-800 3.0ns CL = 5 DDR2-667
• Self refresh Standard
• Operating temperature Commercial 0°C TC +85°C Industrial TC +95°C TA +85°C

Marking
512M4 256M8 128M16
-187E -25E -25

None

None IT
:A/:C

Note:

Not all options listed can be combined to define an offered product. Use the Part Catalog Search on for product offerings and availability.

Micron Technology, Inc. reserves the right to change products or specifications without notice. 2006 Micron Technology, Inc. All rights reserved.

Products and specifications discussed herein are subject to change by Micron without notice.
2Gb x4, x8, x16 DDR2 SDRAM Features

Table 1 Key Timing Parameters

Speed Grade -187E -25E -25 -3

CL = 3 400

CL = 4 533

Data Rate MHz CL = 5 800 667

CL = 6 800 n/a

CL = 7 1066 n/a n/a n/a
tRC ns 54 55

Table 2 Addressing

Parameter Configuration Refresh count Row address Bank address Column address
512 Meg x 4 64 Meg x 4 x 8 banks
8K A[14:0] 32K

BA[2:0] 8 A[11, 9:0] 2K
256 Meg x 8 32 Meg x 8 x 8 banks
8K A[14:0] 32K

BA[2:0] 8 A[9:0] 1K
128 Meg x 16 Meg x 16 x 8 banks
8K A[13:0] 16K

BA[2:0] 8 A[9:0] 1K

Part Numbers

Figure 1 2Gb DDR2 Part Numbers
Accesses within a given burst may be programmed to be either sequential or interleaved. The burst type is selected via bit M3, as shown in Figure The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table DDR2 SDRAM supports 4-bit burst mode and 8bit burst mode only. For 8-bit burst mode, full interleaved address ordering is supported however, sequential address ordering is nibble-based.

Table 41 Burst Definition

Burst Length 4

Starting Column Address A2, A1, A0
000 001 010 011 000 001 010 011 100 101 110 111

Order of Accesses Within a Burst

Burst Type = Sequential

Burst Type = Interleaved
0, 1, 2, 3
0, 1, 2, 3
1, 2, 3, 0
1, 0, 3, 2
2, 3, 0, 1
2, 3, 0, 1
3, 0, 1, 2
3, 2, 1, 0
0, 1, 2, 3, 4, 5, 6, 7
0, 1, 2, 3, 4, 5, 6, 7
1, 2, 3, 0, 5, 6, 7, 4
1, 0, 3, 2, 5, 4, 7, 6
2, 3, 0, 1, 6, 7, 4, 5
2, 3, 0, 1, 6, 7, 4, 5
3, 0, 1, 2, 7, 4, 5, 6
3, 2, 1, 0, 7, 6, 5, 4
4, 5, 6, 7, 0, 1, 2, 3
4, 5, 6, 7, 0, 1, 2, 3
5, 6, 7, 4, 1, 2, 3, 0
5, 4, 7, 6, 1, 0, 3, 2
6, 7, 4, 5, 2, 3, 0, 1
6, 7, 4, 5, 2, 3, 0, 1
7, 4, 5, 6, 3, 0, 1, 2
7, 6, 5, 4, 3, 2, 1, 0

Operating Mode

The normal operating mode is selected by issuing a command with bit M7 set to “0,” and all other bits set to the desired values, as shown in Figure 36 page When bit M7 is “1,” no other bits of the mode register are programmed. Programming bit M7 to “1” places the DDR2 SDRAM into a test mode that is only used by the manufacturer and should not be used. No operation or functionality is guaranteed if M7 bit is

DLL RESET

DLL RESET is defined by bit M8, as shown in Figure Programming bit M8 to “1” will activate the DLL RESET function. Bit M8 is self-clearing, meaning it returns back to a value of “0” after the DLL RESET function has been issued.

Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tAC or tDQSCK parameters.

Micron Technology, Inc. reserves the right to change products or specifications without notice. 2006 Micron Technology, Inc. All rights reserved.
2Gb x4, x8, x16 DDR2 SDRAM Mode Register MR

Write Recovery

Write recovery WR time is defined by bits as shown in Figure 36 page The WR register is used by the DDR2 SDRAM during WRITE with auto precharge operation. During WRITE with auto precharge operation, the DDR2 SDRAM delays the internal auto precharge operation by WR clocks programmed in bits from the last data burst. An example of WRITE with auto precharge is shown in Figure 65 page

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived MT47H128M16PK-25E IT:C Datasheet file may be downloaded here without warranties.

Datasheet ID: MT47H128M16PK-25E IT:C 516145