

| Discontinued | Product |
|---|---|
| This device is no longer in production. The purchased for new design applications. Sa | e device should not be imples are no longer available. |
| Date of status change: December 3, 2013 | |
| Recommended Substitutions: | |
| For existing customer transition, and for a cations, contact Allegro Sales. | new customers or new appli- |
| NOTE: For detailed information on purch local Allegro field applications engineer of | asing options, contact your or sales representative. |

Allegro MicroSystems, LLC reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



Features and Benefits

- Ultra small 2×2 DFN/MLP-8 package
- Low quiescent current draw (0.5 µA max. in shutdown mode)
- Primary-side output voltage sensing; no resistor divider required
- Adjustable switch peak current limit up to 1.5 A with single-wire programming through the CHARGE pin
- 1V logic (V_{HI}(min)) compatibility
- Integrated IGBT driver with internal gate resistors
- Optimized for mobile phone, 1-cell Li+ battery applications
- Zero-voltage switching for lower loss
- >75% efficiency
- Charge complete indication
- Integrated 50 V DMOS switch with self-clamping protection

Package: 8-pin DFN/MLP (suffix EE)



 $2 \text{ mm} \times 2 \text{ mm}$, 0.60 mm height

Not to scale

Description

The AllegroTM A8732 is a Xenon photoflash charger IC designed to meet the needs of ultra low power, small form factor cameras, particularly camera phones. By using primary-side voltage sensing, the need for a secondary-side resistive voltage divider is eliminated. This has the additional benefit of reducing leakage currents on the secondary side of the transformer. To extend battery life, the A8732 features very low supply current draw (0.5 μ A max in shutdown mode). The switch current limit can be programmed from 0.45 to 1.5 A, in 16 steps with single wire interface, through the CHARGE pin.

The IGBT driver also has internal gate resistors for minimum external component count. The charge and trigger voltage logic thresholds are set at 1 $V_{HI}(min)$ to support applications implementing low-voltage control logic.

The A8732 is available in an 8-contact 2 mm \times 2 mm DFN/MLP package with a 0.60 maximum overall package height, and an exposed pad for enhanced thermal performance. It is lead (Pb) free with 100% matte tin leadframe plating.



Figure 1. Typical applications: (A) with single battery supply and (B) with separate bias supply

| Selection Guide | | |
|-----------------|----------------------|--|
| Part Number | Packing | Package |
| A8732EEETR-T | 3000 pieces per reel | 8-contact DFN/MLP with exposed thermal pad |



Absolute Maximum Ratings

| Characteristic | Symbol | Notes | Rating | Units |
|-------------------------------|----------------------|--|---------------------------------|-------|
| SW Pin | V _{SW} | DC voltage. (V _{SW} is self-clamped by internal active clamp and is allowed to exceed 50 V during flyback spike durations. Maximum repetitive energy during flyback spike: 0.5 µJ at frequency ≤ 400 kHz.) | –0.3 to 50 | V |
| | I _{SW} | DC current, pulse width = 1 ms | 3 | А |
| VIN_DRV, VBAT Pins | V _{IN} | | -0.3 to 6.0 | V |
| CHARGE, TRIG, DONE Pins | | Care should be taken to limit the current when –0.6 V is applied to these pins. | –0.6 to V _{IN} + 0.3 V | V |
| Remaining Pins | | | –0.3 to V _{IN} + 0.3 V | V |
| Operating Ambient Temperature | T _A | Range E | -40 to 85 | °C |
| Maximum Junction | T _J (max) | | 150 | °C |
| Storage Temperature | T _{stg} | | -55 to 150 | °C |

THERMAL CHARACTERISTICS may require derating at maximum conditions

| Characteristic | Symbol | Test Conditions* | Value | Units |
|----------------------------|-----------------|--------------------------------------|-------|-------|
| Package Thermal Resistance | $R_{\theta JA}$ | 4-layer PCB, based on JEDEC standard | 49 | °C/W |

*Additional thermal information available on Allegro Web site.



Functional Block Diagram



Pin-out Diagram

| DONE | 1) | / | (8 | CHARGE | | |
|------------|----|-----|----|---------|--|--|
| TRIG | 2) | DAD | (7 | VIN_DRV | | |
| GATE | 3) | FAD | 6 | VBAT | | |
| GND | 4) | L | (5 | SW | | |
| | | | | | | |
| (Top View) | | | | | | |

Terminal List

| Number | Name | Function |
|--------|---------|---|
| 1 | DONE | Open collector output, pulls low when output reaches target value and CHARGE is high. Goes high during charging or whenever CHARGE is low. |
| 2 | TRIG | IGBT trigger input. |
| 3 | GATE | IGBT gate drive output. |
| 4 | GND | Ground connection. |
| 5 | SW | Drain connection of internal DMOS switch. Connect to transformer primary winding. |
| 6 | VBAT | Battery voltage. |
| 7 | VIN_DRV | Input voltage. Connect to 3 to 5.5 V bias supply. Decouple V_{IN} voltage with 0.1 μF ceramic capacitor placed close to this pin. |
| 8 | CHARGE | Charge enable and current limit serial programming pin. Set this pin low to shut down the chip. |
| _ | PAD | Exposed pad for enhanced thermal dissipation. Connect to ground plane. |



ELECTRICAL CHARACTERISTICS Typical values are valid at $V_{IN} = V_{BAT} = 3.6 \text{ V}$; $T_A = 25^{\circ}\text{C}$, except • indicates specifications guaranteed from -40°C to 85°C ambient, unless otherwise noted

| Characteristics | Symbol | Test Conditions | | . Тур. | Max. | Unit |
|--|------------------------|---|-------|--------|------|------|
| VBAT Voltage Range | V _{BAT} | (note 1) | • 1.5 | _ | 5.5 | V |
| VIN_DRV Voltage Range | V _{IN} | (note 1) | • 2.3 | _ | 5.5 | V |
| UVLO Enable Threshold | V _{INUV} | V _{IN} rising | - | 2.05 | 2.2 | V |
| UVLO Hysteresis | V _{INUV(hys)} | | - | 150 | - | mV |
| | | Shutdown (CHARGE = 0 V, TRIG = 0 V) | - | 0.02 | 0.5 | μA |
| V _{IN} Supply Current | I _{IN} | Charging complete | - | 50 | 100 | μA |
| | | Charging (CHARGE = V _{IN} , TRIG = 0 V) | - | 2 | - | mA |
| VEAT Die Oursele Oursent | | Shutdown (CHARGE = 0 V, TRIG = 0 V) | | 0.01 | 1 | μA |
| VBAT Pin Supply Current | I _{BAT} | $\frac{\text{Charging done (CHARGE = V_{IN}, }}{\text{DONE = 0 V}}$ | - | - | 5 | μA |
| | | Charging (CHARGE = V _{IN} , TRIG = 0 V) | - | - | 50 | μA |
| Current Limit | | | | | , | |
| Primary-Side Current Limit | I _{SWLIM} | 100% setting (note 2) | 1.3 | 5 1.5 | 1.65 | Α |
| | I _{SWLIM1} | Default setting | - | 100 | - | % |
| | I _{SWLIM2} | One pulse applied to CHARGE pin | - | 95 | - | % |
| | I _{SWLIM3} | Two pulses applied to CHARGE pin | - | 90 | - | % |
| | I _{SWLIM4} | Three pulses applied to CHARGE pin (note 3) | - | 86 | - | % |
| | I _{SWLIM5} | Four pulses applied to CHARGE pin | - | 81 | - | % |
| | I _{SWLIM6} | Five pulses applied to CHARGE pin (note 3) | - | 76 | - | % |
| | I _{SWLIM7} | Six pulses applied to CHARGE pin (note 3) | - | 71 | - | % |
| | I _{SWLIM8} | Seven pulses applied to CHARGE pin (note 3) | - | 67 | - | % |
| Switch Current Limit (ILIM Programming Input | I _{SWLIM9} | Eight pulses applied to CHARGE pin | - | 62 | - | % |
| on CHARGE Pin) | I _{SWLIM10} | Nine pulses applied to CHARGE pin (note 3) | - | 57 | - | % |
| | I _{SWLIM11} | Ten pulses applied to CHARGE pin (note 3) | - | 52 | - | % |
| | I _{SWLIM12} | Eleven pulses applied to CHARGE pin (note 3) | - | 48 | - | % |
| | I _{SWLIM13} | Twelve pulses applied to CHARGE pin (note 3) | - | 43 | - | % |
| | I _{SWLIM14} | Thirteen pulses applied to CHARGE pin (note 3) | - | 38 | - | % |
| | I _{SWLIM15} | Fourteen pulses applied to CHARGE pin (note 3) | - | 33 | - | % |
| | I _{SWLIM16} | Fifteen pulses applied to CHARGE pin (note 3) | - | 29 | - | % |

Continued on the next page...



ELECTRICAL CHARACTERISTICS (Continued) Typical values are valid at $V_{IN} = V_{BAT} = 3.6 \text{ V}$; $T_A = 25^{\circ}\text{C}$, except • indicates specifications guaranteed from -40°C to 85°C ambient, unless otherwise noted

| opeomodione guaranteed nem ne e te ee | o unbiont, u | | | | | | |
|---------------------------------------|--------------------------|---|---|-----|------|-----|------|
| Switch On-Resistance | R _{SWDS(on)} | $V_{IN_{DRV}}$ = 3.6 V, I_{D} = 600 mA, T_{A} = 25°C | | - | 0.4 | - | Ω |
| Switch Leakage Current | I _{SWLK} | V _{SW} = 5.5, over full temperature range (note 1) | • | - | _ | 2 | μA |
| CHARGE Pull-down Resistance | R _{CHGPD} | | | - | 100 | - | kΩ |
| | | High, over input supply range (note 1) | • | 1.0 | - | - | V |
| CHARGE Input voltage | VCHARGE | Low, over input supply range (note 1) | • | - | _ | 0.4 | V |
| Charge Pin Programming | 1 | | _ | | 1 | 1 | |
| | t _{ILIM(H)init} | Initial Pulse (note 3) | | 15 | _ | - | μs |
| ILIM Programming High at CHARGE PIN | t _{ILIM(H)} | Subsequent Pulses (note 3) | | 0.2 | _ | - | μs |
| ILIM Programming Low at CHARGE Pin | t _{ILIM(L)} | (note 3) | | 0.2 | - | - | μs |
| Total ILIM Setup Time at CHARGE Pin | t _{ILIM(SU)} | (note 3) | | - | 200 | - | μs |
| Switch-Off Timeout | t _{off(max)} | | | - | 18 | - | μs |
| Switch-On Timeout | t _{on(max)} | | | - | 18 | - | μs |
| Output Comparator Trip Voltage | VOUTTRIP | Measured as $V_{SW} - V_{BAT}$ (note 4) | | 31 | 31.5 | 32 | V |
| Output Comparator Voltage Overdrive | V _{OUTOV} | Pulse width = 200 ns (90% to 90%) | | - | 200 | 400 | mV |
| DONE Leakage Current | IDONELK | (note 1) | • | | | 1 | μA |
| DONE Output Low Voltage | V _{DONEL} | 32 µA into DONE pin (note 1) | • | - | _ | 100 | mV |
| dV/dt Threshold for ZVS Comparator | dV/dt | Measured at SW pin | | - | 20 | - | V/µs |
| IGBT Driver | | | | | | | |
| TPIC Input Voltage | V _{TRIG(H)} | Input = logic high, over input supply range (note 1) | • | 1.0 | - | - | V |
| TRIG input voltage | V _{TRIG(L)} | Input = logic low, over input supply range (note 1) | • | - | _ | 0.4 | V |
| TRIG Pull-Down Resistor | R _{TRIGPD} | | | - | 100 | - | kΩ |
| GATE Resistance to VIN_DRV | R _{SrcDS(on)} | V _{GATE} = 1.8 V | | - | 21 | - | Ω |
| GATE Resistance to GND | R _{SnkDS(on)} | V _{GATE} = 1.8 V | | - | 27 | - | Ω |
| Propagation Delay (Rising) | t _{Dr} | Measurement taken at GATE pin, C_L = 6500 pF (notes 3, 5) | | - | 25 | - | ns |
| Propagation Delay (Falling) | t _{Df} | (notes 3, 5) | | - | 60 | - | ns |
| Output Rise Time | t _r | (notes 3, 5) | | - | 290 | - | ns |
| Output Fall Time | t _f | (notes 3, 5) | | - | 380 | - | ns |
| GATE Pull-Down Resistor | R _{GTPD} | | | _ | 20 | - | kΩ |

 1 Specifications throughout the range T_A = –40 $^\circ C$ to 85 $^\circ C$ guaranteed by design and characterization.

²Current limit guaranteed by design and correlation to static test.

³Guaranteed by design and characterization.

⁴Specifications throughout the range $T_A = -20^{\circ}$ C to 85°C guaranteed by design and characterization. ⁵See IGBT Drive Timing Definition diagram for further information.



IGBT Drive Timing Definition



Operation Timing Diagram



Explanation of Events

A: Start charging by pulling CHARGE to high, provided that VIN is above UVLO level.

B: Charging stops when V_{OUT} reaches the target voltage

C: Start a new charging process with a low-to-high transition at the CHARGE pin.

D: Pull CHARGE to low to put the controller in low-power standby mode.

E: Charging does not start, because VIN is below UVLO level when CHARGE goes high.

F: After $V_{\mbox{\rm IN}}$ goes above UVLO, another low-to-high transition at the CHARGE pin is required to start the charging.

T1, T2, T3 (Trigger instances): IGBT driver output pulled high whenever the TRIG pin is at logic high. It is recommended to avoid applying any trigger pulses during charging.



6

A8732

Ultra Small Mobile Phone Xenon Photoflash Capacitor Charger with IGBT Driver

Characteristic Performance

IGBT Drive Performance

IGBT drive waveforms are measured at pin, with capacitive load of 6800 pF





Characteristic Performance











Note: Output voltage is sensed from the primary side winding when the switch turns off. This duration, t_{off} , has to be long enough (>200 ns) in order to obtain an accurate measurement. The value of t_{off} depends on I_{SWlim} , primary inductance, $L_{Primary}$, and the turns ratio, N, as given by: $t_{off} = (I_{SWlim} \times L_{PRIMARY} \times N) / V_{OUT}$.



Final Output Voltage versus Secondary Side Conduction Time at Various Battery Voltages



9



Note: Peak switch current is limited by the maximum on-time and di/dt of the transformer primary current; therefore, average input current drops at very low battery voltage.



Charging Waveforms

Output Capacitor Charging at Various Peak Current Limits

Test conditions: V_{IN} = 3.0 V, V_{BAT} = 3.7 V, C_{OUT} = 100 μ F / 330 V UCC, transformer = T-16-024A ($L_{PRIMARY}$ =12.8 μ H, N = 10.25), at room temperature Oscilloscope settings: Ch1 = \overline{DONE} (5 V / div), Ch2 = Output Voltage (50 V / div), Ch3 = Input Current (100 mA / div), Time scale = 1 sec / div





Output Capacitor Charging at Various Battery Voltages

Test conditions: V_{IN} = 3.0 V, ILIM3 (1.36 A), C_{OUT} = 100 μ F / 330 V UCC, transformer = T-16-024A (L_{PRIMARY} =12.8 μ H, N = 10.25), at room temperature Oscilloscope settings: Ch1 = DONE (5 V / div), Ch2 = Battery Voltage (1 V / div), Ch3 = Output Voltage (50 V / div), Ch4 = Input Current (100 mA V / div), Time scale = 1 sec / div





Functional Description

General Operation Overview

The charging operation is started by a low-to-high signal on the CHARGE pin, provided that V_{IN} is above the V_{UVLO} level. It is strongly recommended to keep the CHARGE pin at logic low during power-up. After V_{IN} exceeds the UVLO level, a low-to-high transition on the CHARGE pin is required to start the charging.

The $\overline{\text{DONE}}$ open-drain indicator is pulled low when CHARGE is high and target output voltage is reached. The primary peak current is set to 1.5 A by default, but it can be programmed from 1.5 A down to approximately 0.44 A in 15 steps. See the ILIM Programming section for details.

When a charging cycle is initiated, the transformer primary side current, $I_{PRIMARY}$, ramps-up linearly at a rate determined by the combined effect of the battery voltage, V_{BAT} , and the primary side inductance, $L_{PRIMARY}$. When $I_{PRIMARY}$ reaches the current limit, I_{SWLIM} , the internal MOSFET is turned off immediately, allowing the energy to be pushed into the photoflash capacitor, C_{OUT} , from the secondary winding. The secondary side current drops linearly as C_{OUT} charges. The switching cycle starts again, either after the transformer flux is reset, or after a predetermined time period, $t_{OFF}(max)$ (18 µs), whichever occurs first.

The A8732 senses output voltage indirectly on primary side. This eliminates the need for high voltage feedback resistors required for secondary sensing. Flyback converter stops switching when output voltage reaches:

$$V_{\rm OUT} = \mathbf{K} \times \mathbf{N} - V_{\rm d}$$

Where:

K = 31.5 V typically,

 $V_{d}\xspace$ is the forward drop of the output diode (approximately 2 V), and

N is transformer turns ratio.

Switch On-Time and Off-Time Control

The A8732 implements an adaptive on-time/off-time control. Ontime duration, t_{on} , is approximately equal to

$$t_{\rm on} = I_{\rm SWlim} \times L_{\rm PRIMARY} / V_{\rm BAT}$$

Off-time duration, t_{off}, depends on the operating conditions during switch off-time. The A8732 applies two charging modes: Fast Charging mode and Timer mode, according to the conditions described in the next section.

Timer Mode and Fast Charging Mode

The A8732 achieves fast charging times and high efficiency by operating in discontinuous conduction mode (DCM) through most of the charging process. The relationship of Timer mode and Fast Charging mode is shown in figure 2.

The IC operates in Timer mode when beginning to charge a completely discharged photoflash capacitor, usually when the output voltage, V_{OUT} , is less than approximately 30 V (depending on transformer used). Timer mode is a fixed period, 18 µs, off-time control. One advantage of having Timer mode is that it limits the initial battery current surge and thus acts as a "soft-start." A timeexpanded view of a Timer mode interval is shown in figure 3.



Figure 2. Timer mode and Fast Charging mode: V_{OUT} = 50 V/div, I_{IN} = 100 mA/div., V_{IN} = V_{BAT} = 3.6 V, C_{OUT} = 100 μ F/330 V, ILIM = 1.0 A, and t = 1 s/div.







A8732

Ultra Small Mobile Phone Xenon Photoflash Capacitor Charger with IGBT Driver

As soon as a sufficient voltage has built up at the output capacitor, the IC enters Fast-Charging mode. In this mode, the next switching cycle starts after the secondary side current has stopped flowing, and the switch voltage has dropped to a minimum value. A proprietary circuit is used to allow minimum-voltage switching, even if the SW pin voltage does not drop to 0 V. This enables Fast-Charging mode to start earlier, thereby reducing the overall charging time. Minimum-voltage switching is shown in figure 4.

During Fast-Charging mode, when V_{OUT} is high enough (over 50 V), true zero-voltage switching (ZVS) is achieved. This further improves efficiency as well as reduces switching noise. A ZVS interval is shown in figure 5.



Figure 4. Minimum-voltage switching: $V_{OUT} \ge 35 \text{ V}$, $V_{BAT} = 5.5 \text{ V}$, Ch1: $V_{OUT} = 20 \text{ V/div.}$, Ch2: $V_{BAT} = 5 \text{ V/div.}$, Ch3: $V_{SW} = 5 \text{ V/div.}$, Ch4: $I_{SW} = 500 \text{ mA/div.}$, t = 1 µs / div.



Figure 5. True zero-voltage switching (ZVS): V_{OUT} = 75 V, V_{BAT} = 5.5 V, Ch1: V_{OUT} = 20 V/div., Ch2: V_{BAT} = 5 V/div., Ch3: V_{SW} = 5 V/div., Ch4: I_{SW} = 500 mA/div., t = 0.5 µs / div.



ILIM Programming

The peak current limit can be programmed to sixteen different levels, from 100% to 29%, with programming through the CHARGE pin. An internal digital circuit decodes the input clock signals, which sets the switch current limit. This flexible scheme allows the user to operate the A8732 at required current limits. The battery life can be effectively extended by setting a lower current limit at low battery voltages. Figure 6 shows the ILIM clock timing scheme protocol. The total ILIM setup time, $t_{ILIM(SU)}$, denotes the time needed for the decoder circuit to receive ILIM inputs and set I_{SWLIM} , and has a typical duration of 200 µs.

Figure 7 shows the timing definition of the primary current limiting circuit. At the end of the setup period, $t_{\rm ILIM(SU)}$, primary

current starts to ramp up to the set I_{SWLIM} . The I_{SWLIM} setting remains in effect as long as the CHARGE pin is high. To reset the ILIM decoder, pull the CHARGE pin low before clocking-in the new setting.

After the first start-up or an ILIM decoder reset, each new current limit can be set by sending a burst of pulses to the CHARGE pin. The first rising edge starts the ILIM decoder, and up to 16 rising edges will be counted to set the ISWLIM level. The first pulse width, $t_{ILIM1(H)}$, must be at least 15 µs long. Subsequent pulses (up to 15 more) can be as short as 0.2 µs. The last low-to-high edge must arrive within 200 µs from the first edge. The CHARGE pin will stay high afterwards.



Figure 6. ILIM programming timing definition



Figure 7. Current limit timing example (I_{SWLIM4} selected)



Applications Information

Transformer Design

1. The transformer turns ratio, N, determines the output voltage:

$$N = N_{\rm S} / N_{\rm P}$$
$$V_{\rm OUT} = 31.5 \times N - V_{\rm d} \ ,$$

where 31.5 is the typical value of V_{OUTTRIP} , and V_d is the forward drop of the output diode.

2. The primary inductance, $L_{\mbox{\scriptsize PRIMARY}},$ determines the on-time of the switch:

 $t_{\rm on} = (-L_{\rm PRIMARY}/R) \times \ln(1 - I_{\rm SWlim} \times R/V_{\rm IN}) ,$

where R is the total resistance in the primary current path (including $R_{SWDS(on)}$ and the DC resistance of the transformer).

If V_{IN} is much larger than $I_{SWlim} \times R$, then t_{on} can be approximated by:

$$t_{\rm on} = I_{\rm SWlim} \times L_{\rm PRIMARY} / V_{\rm IN}$$
.

3. The secondary inductance, $L_{SECONDARY}$, determines the off-time of the switch. Given:

 $L_{\text{SECONDARY}}/L_{\text{PRIMARY}} = N \times N \text{, then}$ $t_{\text{off}} = (I_{\text{SWlim}} / N) \times L_{\text{SECONDARY}} / V_{\text{OUT}}$ $= (I_{\text{SWlim}} \times L_{\text{PRIMARY}} \times N) / V_{\text{OUT}} \text{.}$

The minimum pulse width for t_{off} determines what is the minimum $L_{PRIMARY}$ required for the transformer. For example, if ILIM8 = 1.0 A, N = 10, and V_{OUT} = 315 V, then $L_{PRIMARY}$ must be at least 6.3 µH in order to keep t_{off} at 200 ns or longer. These relationships are illustrated in figure 8.

In general, choosing a transformer with a larger $L_{PRIMARY}$ results in higher efficiency (because a larger $L_{PRIMARY}$ corresponds to a lower switch frequency and hence lower switching loss). But transformers with a larger $L_{PRIMARY}$ also require more windings and larger magnetic cores. Therefore, a trade-off must be made between transformer size and efficiency.

Leakage Inductance and Secondary Capacitance

The transformer design should minimize the leakage inductance to ensure the turn-off voltage spike at the SW node does not exceed the absolute maximum specification on the SW pin (refer to the Absolute Maximum Ratings table). An achievable minimum leakage inductance for this application, however, is usually compromised by an increase in parasitic capacitance. Furthermore, the transformer secondary capacitance should be minimized. Any secondary capacitance is multiplied by N² when reflected to the primary, leading to high initial current swings when the switch turns on, and to reduced efficiency.



Figure 8. Transformer Selection Relationships



Input Capacitor Selection

Ceramic capacitors with X5R or X7R dielectrics are recommended for the input capacitor, C_{IN} . During initial Timer mode the device operates with 18 µs off-time. The resonant period caused by input filter inductor and capacitor should be at least 2 times greater or smaller than the 18 µs Timer period, to reduce input ripple current during this period. The typical input LC filter is shown in figure 9.

The resonant period is given by:

$$T_{\rm res} = 2 \pi (L \times C_{\rm IN})^{1/2}$$
.

The effects of input filter components are shown in figures 10, 11, and 12. It is recommended to use at least 10 μ F / 6.3 V to decouple the battery input, VBAT, at the primary of the transformer. Decouple the VIN pin using 0.1 μ F / 6.3 V bypass capacitor.

Output Diode Selection

Choose rectifying diodes, D1, to have small parasitic capacitance (short reverse recovery time) while satisfying the reverse voltage and forward current requirements. The peak reverse voltage of the diodes, V_{DPeak} , occurs when the internal MOSFET switch is closed. It can be calculated as:

$$V_{\text{DPeak}} = V_{\text{OUT}} + \text{N} \times V_{\text{BAT}}$$

The peak current of the rectifying diode, I_{DPeak}, is calculated as:

$$I_{\text{DPeak}} = I_{\text{PRIMARY Peak}} / \text{N}$$



Figure 9. Typical input section with input inductance (inductance, $L_{\text{IN}},$ may be an input filter inductor or inductance due to long wires in test setup)

Effects of Input Filters



Figure 10. Input current waveforms with Li+ battery connected by 5-in. wire and decoupled by 4.7 μ F capacitor, C_{OUT} = 100 μ F, V_{IN} = V_{BAT} = 3.6 V, Ch1: V_{OUT} = 50 V/div, Ch2: V_{BAT} = 2 V/div, Ch3: I_{BAT} = 500 mA/div, t = 1 s/div



Figure 11. Input current waveforms with Li+ battery connected through 4.7 μ H inductor and 4.7 μ F capacitor, C_{OUT} = 100 μ F, V_{IN} = V_{BAT} = 3.6 V, Ch1: V_{OUT} = 50 V/div, Ch2: V_{BAT} = 2 V/div, Ch3: I_{BAT} = 200 mA/div, t = 1 s/div



Figure 12. Input current waveforms with Li+ battery connected through 4.7 μ H inductor and 10 μ F capacitor, C_{OUT} = 100 μ F, V_{IN} = V_{BAT} = 3.6 V, Ch1: V_{OUT} = 50 V/div, Ch2: V_{BAT} = 2 V/div, Ch3: I_{BAT} = 200 mA/div, t = 1 s/div



Layout Guidelines

Key to a good layout for the photoflash capacitor charger circuit is to keep the parasitics minimized on the power switch loop (transformer primary side) and the rectifier loop (secondary side). Use short, thick traces for connections to the transformer primary and SW pin. It is important that the DONE signal trace and other signal traces be routed away from the transformer and other switching traces, in order to minimize noise pickup. In addition, high voltage isolation rules must be followed carefully to avoid breakdown failure of the circuit board. Avoid placing any ground plane area underneath the transformer secondary and diode, to minimize parasitic capacitance.

For low threshold logic (<1.2 V) add 1 nF capacitors across the CHARGE and TRIGGER pins to GND to avoid malfunction due to noise.

Connect the EE package PAD to the ground pad for better thermal performance. Use ground planes on the top and bottom layers below the IC and connect them through multiple thermal vias. Refer to the figures on page 18 for recommended layout.

Recommended Components

| Component | Rating | Part Number | Source |
|--|---|-------------------|---|
| C1, Input Capacitor | 10 μF, ±10%, 6.3 V, X5R ceramic capacitor (0805) | JMK212BJ106K | Taiyo Yuden |
| C2 | 0.1uF, 6.3V X5R ceramic capacitor | | |
| C _{OUT} , Photoflash Capacitor | 100 μF / 330 V | EPH-31ELL101B131S | Chemi-Con |
| D1, Output Diode | 2 x 250 V, 225 mA, 5 pF | BAV23S | Philips Semiconductor, Fairchild Semiconductor |
| T1, Transformer | L _{PRIMARY} = 12.8 μH, N= 10.25, 6.5 × 8 × 4 mm | T-16-024A | Tokyo Coil Electric |



A8732

Ultra Small Mobile Phone Xenon Photoflash Capacitor Charger with IGBT Driver

Recommended layout:





19

Package EE 8-Contact DFN/MLP with Exposed Thermal Pad



Copyright ©2008-2013, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

